Physics 623
The Difference Amplifier
Sept. 28, 2006

1 Purpose

• To construct a difference amplifier, to measure the DC quiescent point and to compare to calculated values.

• To measure the difference mode gain, the common mode gain, the common mode rejection ratio (CMRR) and to compare to calculated values.

• To understand the role of the common emitter resistor ($R_E$) in providing feedback necessary for differential operation.

• To explore examples of applications of difference amplifiers.

2 Discussion

Notation:
In general, we use the upper case symbols, such as $V$ and $I$, for the static or Q-point values of the voltages and currents. Similarly, we use the lower case symbols, such as $v$ and $i$, for changes in the voltages and currents. Typical symbols for difference amplifiers, coupled for amplifying the difference between two AC signals, are shown.

Read Horowitz & Hill (2nd Ed) page 98. That description is for a DC coupled difference amplifier using +15 volt and -15 Volt power supplies. Our amplifier is for AC signals, and uses only one power supply but we use the same notation.

If a linear amplifier has two receiving input voltages $v_i$ and $v_i'$, then its output may be a linear combination of the two inputs:

$$v_{out} = X.v_i + Y.v_i'$$

where $X$ and $Y$ are two constants. We can manipulate this equation to give

$$v_{out} = \frac{(X-Y)}{2}.(v_i - v_i') + (X + Y).\frac{(v_i + v_i')}{2}.$$  

In other words, $v_{out}$ can be written as the linear combination of the difference $(v_i - v_i')$ and common mode or average $\frac{(v_i + v_i')}{2}$.

The difference amplifier provides a number of advantages which make it one of the most useful circuit configurations, particularly as an input stage for high gain and DC amplifiers. By choosing matched transistors, often on the same piece of silicon of an integrated circuit, very stable and drift free operation may be obtained because of the symmetry of the amplifier. The differential input is particularly useful in cases where the desired signal is the difference between the voltages on two wires, which might be masked by a large and varying voltage, with respect to ground, that is common to both wires. Operational amplifiers often consist of a cascaded series of difference amplifiers which provide excellent stability and high gain. An ideal difference amplifier has a large gain for difference mode signals ($v_i = -v_i'$), and
zero gain for common mode signals \(v_i = v'_i\). We may write the output voltage (taken from either collector) for a real difference amplifier as:

\[v_{\text{out}} = A_d v_d + A_c v_c\]

where \(A_d\) is the difference mode gain and \(v_d = (v_i - v'_i)\) is the difference mode signal; and where \(A_c\) is the common mode gain and \(v_c = (v_i + v'_i)/2\) is the common mode signal. \(v_{\text{out}}\) is the voltage from output to ground, not the difference of \(v_{\text{out}}\) and \(v'_{\text{out}}\).

If one uses only a difference mode signal (ie \(v_c = 0\)), then \(A_d = v_o/v_d\). For the common mode signal only \((v_d = 0)\), the common mode gain can be measured \(A_c = v_o/v_c\).

A figure of merit for real difference amplifiers is called the **Common Mode Rejection Ratio**, CMRR, which is defined as:

\[CMRR = |A_d/A_c|\]

For an ideal difference amplifier, CMRR would be infinite since \(A_c = 0\), and for real amplifiers we want CMRR as large as possible. Consider the circuit shown in Figure 1. In the calculation sheet the gains and CMRR are derived and the results are:

\[A_d = -\frac{R_C}{2(R_r + r_{tr})}\]

\[A_c = -\frac{R_C}{2R_E + R_r + r_{tr}}\]

and

\[CMRR = \frac{2R_E + R_r + r_{tr}}{2(R_r + r_{tr})}\]

where \(r_{tr} = \text{transresistance} \simeq 0.025 \text{ ohm - amp/}I_c + 2 \text{ ohm}\). The symbol \(r_{tr}\) is sometimes written as \(r_e\).

[Sometimes, in technical books, this is carelessly given with inconsistent units as \(r_{tr} = \simeq 25/I_c(mA) + 2 \text{ ohm}\). Please do not use this notation.]
It is apparent that CMRR will become larger as \( R_E \) becomes larger. The large \( R_E \) acts as a current source and an active current source, using an additional transistor is often used when a very large CMRR is desired. The effect of \( R_E \) may be understood by noting that, in the difference mode the currents in the two transistors are \( 180^\circ \) out of phase, resulting in zero net \( AC \) current through \( R_E \), thus making point A an \( AC \) ground (a virtual ground). This means a large difference mode gain. In the common mode, however, twice the \( AC \) current flows through \( R_E \) than through one transistor. In this case it appears that there is a resistor of value \( 2R_E \) to ground and the common mode gain dramatically decreases. (For a true current source, the effective value of \( R_E \to \infty \), giving \( A_c \sim 0 \).)

3 Procedure

This writeup contains a worksheet which will enable you to calculate the component values for the circuit. This must be done before the lab session.

1. Construct the circuit of Fig. 1. Check the lead assignments for the 2N3904 on the data sheets which you will find in the lab.

   (a) Compare the measured values of \( V_b \), \( V_c \) and \( V_e \) to those calculated in the handout.
   (b) Is your circuit balanced (ie \( V_c \approx V'_c \))?
   (c) Are both transistors turned on?
   (d) Use trimming resistors in parallel with the calculated bias resistors as necessary in order to balance – The collector currents should be the same within \( \approx 30\% \).

2. Generate a source of common and difference mode signals. One way to do this is to use the supplied transformer. When the center tap is grounded, the signal at the end of the winding is balanced such that the voltage on one side is equal to, but \( 180^\circ \) out of phase with, that on the other. The difference input thus uses \( v_i \) from one side and \( v'_i \) from the other. The common-mode input uses both from the same side.

3. (a) Using these signals, measure \( A_d \), \( A_c \) and the CMRR.
   (b) Compare them to the calculated values.
   (c) Note the relative phases of the signals at collectors of Q1 and Q2 and at point A.

4. The difference amplifier can be used with a one-sided input as a phase inverter.

   (a) Feed an AC signal into the left input \( (v_i = AC \ \text{signal}) \) and ground the right input \( (v'_i = 0) \) through the coupling capacitor.
   (b) Examine the outputs \( v_{out} \) and \( v'_{out} \) and the signal at point A.
   (c) Explain why outputs \( v_{out} \) and \( v'_{out} \) have opposite polarity.

5. If there is time, you might measure the bandwidth of the amplifier.

   (a) Use a one-sided input \( v_i \) as in 4a above without the transformer. Put a 3.3 k resistor in series with the input.
(b) Measure the bandwidth.

(c) Now put a 250 pF capacitor across the collector to the base of Q1.

(d) Remeasure the bandwidth.

(e) Then put a 1 µF capacitor across $R_C$ of Q1, examine the output at the collector of Q2 and again remeasure the bandwidth.

(f) Discuss your observations.
4 Worksheet for the Difference Amplifier Laboratory

4.1 Calculation of the AC or Small Signal Gains

Refer to the difference amplifier circuit of Fig. 1. An AC equivalent circuit can be used to calculate the gains. To simplify the algebra we define $R_f = r_{tr} + R_r$. The gains and CMRR, which were derived before, can be rewritten:

$$A_d = -\frac{R_C}{2R_f}$$

$$A_c = -\frac{R_C}{2R_E + R_f}$$

and

$$CMRR = \frac{2R_E + R_f}{2R_f}$$

Two current generators deliver currents $i = \beta i_b$ and $i' = \beta i'_b$ and we assume that $\beta$ is large so that the base currents $i_b$ and $i'_b$ can be neglected and the emitter currents can regarded as equal to the collector currents $i_c$ and $i'_c$. Note that the inputs (the base connections) determine the voltages at the outer ends of the $R_f$ resistors but do not supply an appreciable fraction of the current through them. (The base currents are only $\frac{1}{\beta}$ of the collector currents.)

We can get 4 equations by applying ohm's law to this equivalent circuit.

$$v_i = (i + i')R_E + iR_f \quad (1)$$

$$v'_i = (i + i')R_E + i'R_f \quad (2)$$

$$v_o = -i R_C \quad (3)$$

$$v'_o = -i'R_C \quad (4)$$
A little algebra can be done on the 4 equations above to get them into the form
\[ v_o = A_d(v_i - v'_i) + A_c(v_i + v'_i)/2. \]

Start with equation 1 minus equation 2:
\[ v_i - v'_i = (i - i') R_f \]  
(5)

or
\[ (i - i') = \frac{v_i - v'_i}{R_f} \]  
(6)

Equation 3 minus equation 4:
\[ v_o - v'_o = -(i - i')R_C \]  
(7)

Substituting equation 6:
\[ v_o - v'_o = -\frac{R_C}{R_f} (v_i - v'_i) \]  
(8)

Equation 1 plus equation 2 gives:
\[ v_i + v'_i = (i + i') (2R_E + R_f) \]  
(9)

or
\[ (i + i') = \frac{v_i + v'_i}{2R_E + R_f} \]  
(10)

Equation 3 plus equation 4 gives:
\[ v_o + v'_o = -(i + i') R_C \]  
(11)

Substituting equation 10:
\[ v_o + v'_o = -\frac{R_C}{2R_E + R_f} (v_i + v'_i) \]  
(12)

Adding equations 8 and 12:
\[ 2v_o = -\frac{R_C}{R_f} (v_i - v'_i) - \frac{R_C}{2R_E + R_f} (v_i + v'_i) \]  
(13)

or
\[ v_o = \left[ -\frac{R_C}{2R_f} \right] (v_i - v'_i) + \left[ -\frac{R_C}{2R_E + R_f} \right] (v_i + v'_i) \]  
(14)

We can define \( v_d = (v_i - v'_i) \) as the “Difference Mode” input voltage and define \( v_c = \frac{(v_i + v'_i)}{2} \) as the “Common Mode” input voltage.

Then equation 14 becomes
\[ v_o = \left[ -\frac{R_C}{2R_f} \right] v_d + \left[ -\frac{R_C}{2R_E + R_f} \right] v_c \]  
(15)

or
\[ v_o = A_d v_d + A_c v_c \]  
(16)

where \( A_d = -\frac{R_C}{2R_f} \) is the “Difference mode gain” and \( A_c = -\frac{R_C}{2R_E + R_f} \) is the “Common mode gain”. 

6
5 Calculation of the Component values

We want to meet the 5 following goals for the desired operating characteristics of the amplifier. Here we have picked a set of parameters for the design.

1. We want to use a single supply voltage with a voltage of $V_{cc} = +15$ V.

2. We want the Output impedance to be $Z_{out} = 1k$.

3. We want the Output Swing to be $\pm 2$ V.

   (We define the “Output Swing” as the maximum voltage excursion which can be generated on each of the outputs without the amplifier becoming non-linear. The Output Swing of 2 V means we would like the output $v_o$ to be able to change by $\pm 2$ V and the output $v_o'$ to be able to change by $\pm 2$ V with the outputs changing in opposite directions. Each output can change from its Q Point value by $+2$ V to $-2$ V, a difference of 4 V. We say that the “peak to peak voltage” is $v_{p-p} = \Delta v_c = 4$ V. Thus each transistor must be able to operate in linear mode while its collector changes over a total range of 4 V.)

4. The difference mode gain to be $A_d \approx 8$.

5. We want the common mode gain $A_c$ to be as low as possible, consistent with a common mode input range of $\pm 2.5$ V. That is, the $\pm 2$ V output swing should be available when the inputs are both 2.5 V higher or lower than the “Q-point”. For example, if the two inputs are as shown, a difference amplifier will amplify the difference with a large gain and the average with small gain $A_c$.

This state of the transistor circuit in which the DC or average operating voltages have been chosen as a suitable compromise between
• high difference mode gain,
• low common mode gain,
• good linearity,
• and possibly other features such as power used, cost and physical size

is called the “Operating Point” or “Quiescent Point” or “Q Point”. The design choices to meet these goals are calculated below. You should follow this outline, make any necessary or suggested calculations and fill in the values in the next section.

1. First assume $\beta$ is large to separate the tasks of
   (a) first calculating the desired static voltages on the collectors, bases and emitters
   (b) then, later in item 9, calculating the bias resistors $R_1$ and $R_2$ for each base

2. The output impedance assuming our Transistor Model (which assumes a current generator i.e. the impedance looking into the collector is high) is $Z_{out} = R_C$. To meet one of the goals, we choose $R_C = 1 \, \text{k}.$

3. Since $R_C = 1 \, \text{k}$ and we want a 2 V output swing, we adopt the static current (ie average or DC current or quiescent) through each collector to be $I_C = 2 \, \text{mA}$. The collector current of each transistor can then swing 2 mA between 0 mA and 4 mA.

4. Since an increase from 2 mA in one transistor will occur only when a decrease from 2 mA occurs in the other transistor, the common resistor $R_E$ will carry a fairly constant 4 mA.

5. We can choose $R_f$ to get the desired Difference Mode voltage Gain $A_d = 8$.
   (a) $A_d = R_C/2R_f$ and so $R_f = \frac{R_C}{2A_d}$.
      Since we want $A_d \approx 8$, we have $R_f \approx \frac{1.0 \, \text{k}}{2 \times 8} = 62.5 \, \text{ohm}$.
   (b) Since the base-emitter junction carries an average current of 2 mA,
      $r_{tr} = (0.025 \, \text{ohm} - \text{Amp}/I_c + 2) \, \text{ohm}$, and we have
      $r_{tr} = \left(\frac{0.026}{0.002} + 2\right) \, \text{ohm} = 14.5 \, \text{ohm}$.
   (c) Since $R_f = r_{tr} + R_r$, $R_r$ should be about $(62.5 - 14.5) \, \text{ohm} \approx 47 \, \text{ohm}$.

6. Use the following items to calculate $R_E$.
   (a) We want the common mode gain $A_c$ to be as low as possible consistent with other requirements:
      $$A_c = -\frac{R_C}{2R_E + R_f}.$$ 
      Therefore we would like to make $R_E$ as large as practical. However, we must be careful to ensure the transistor remains in a linear mode and, for this, has $v_c > v_{tr} + 0.5 \, \text{volt}$.
(b) The output swing of $+2$ V requires $V_C = 13$ V at the Q point. From the symmetry of the circuit, we can see that $v_E$ remains constant for a pure differential mode input.

Therefore to get a downward 2 V swing, $v_C$ needs to go to 11 V and $v_E$ should be no higher than 10.5 V to avoid saturation. $v_E$ follows $v_i$, so when the input common mode voltage goes to $+2.5$ V, $v_E$ will be 2.5 V above the Q point.

(c) However, we also need to accommodate a $\pm 2.5$ V common-mode or average input $v_c = \frac{(v_i + v_i')}{2}$, while maintaining our output voltage swing limits. This means that the highest input on the base will be 5.0 V above the lowest voltage on the base.

(d) The drop across $R_r$ is only 2 mA$\times$47 ohms $\approx 0.1$ V, so we want $v_A \leq 8$ V at the Q point. Since the Q point current in $R_E$ is 4 mA, $R_E = \frac{8}{4\ mA} \approx 2$ k. However, our 10% resistors have standard values of 1.0, 1.2, 1.5, 1.8, 2.2, 2.7, 3.3, 3.9, 4.7, 5.6, 6.8, and 8.2 with any multiplier, so we choose the nearest standard value of resistor on the low side for $R_E$ which is 1.8 k.

Now calculate your values for the Q point, starting with the standard resistor values you have chosen for the base bias, and using the the standard values for $R_C$, $R_r$, and $R_E$ determined above. These should be close to the desired voltages as derived in 2-6 above, but will differ because of the choice of standard resistor values.

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_B$</td>
<td></td>
</tr>
<tr>
<td>$V_B'$</td>
<td></td>
</tr>
<tr>
<td>$V_E$</td>
<td></td>
</tr>
<tr>
<td>$V_E'$</td>
<td></td>
</tr>
<tr>
<td>$V_A$</td>
<td></td>
</tr>
<tr>
<td>$V_C$</td>
<td></td>
</tr>
<tr>
<td>$V_C'$</td>
<td></td>
</tr>
</tbody>
</table>

The bias network must now supply the appropriate $V_B$. We have a voltage for $V_B$ of $V_E = 4$ mA$\times$1.8 K (about 0.1 V across $R_E$) $+0.7$ V $\approx 8$ V. This gives the required ratio for $R_1$ and $R_2$ assuming that $\beta \rightarrow \infty$.

To allow for $\beta_{min} = 75$, we must limit the Thevenin impedance of the voltage divider. If we want the maximum change in the emitter Q point to be 0.2 V, then $I_B = 2$ mA/75 through the Thevenin impedance must produce a voltage drop of less than 0.2 V.

Use these values to calculate $R_1$ and $R_2$ and then choose the closest available values from the list of standard resistor values.

$R_1 = \text{__________ ohm}$
Calculate the expected $A_c$ and $A_d$ using the actual resistor values.

$A_c = \underline{\phantom{000}}$

$A_d = \underline{\phantom{000}}$