## Physics 623 Digital Circuits

Nov. 1, 2015

## 1 Purpose

- To introduce the basic principles of digital circuitry.
- To understand the small signal response of various gates and circuits typical of currently available TTL integrated circuitry.

## 2 Discussion

The circuits are TTL 7400 series of various types from various manufacturers. Use the built-in supply for  $V_{cc} = +5$  V DC. The logic levels are:

- **One**: 3 to 5.0 volts; nominally 4.75 V.
- Zero: 0 to 0.4 volts; nominally ground = 0 V.
- Switching Level  $\sim 1.4$  V.

The delay in passing a signal through one NAND gate is typically 13 ns for the SN7400 series and is about 7 ns for the 74LS00 series. The fanout capability is 10, (i.e. ten inputs can be connected to each output). The operating temperature range is from about  $0^{\circ}$ C to  $70^{\circ}$ C. The general characteristics of TTL logic are described in the attached sheets together with the detailed specifications of individual chips.

**Every** input of every logical unit you use **must** be connected to something. Check each input pin around the symbol on the data sheet and decide where it should be connected. Some unused inputs may not be shown on the simplified logic diagrams.

## 3 Procedure

1. Verify the truth table for a JK flip-flop, using the 74LS112. (The Clock is CP). The data sheet for the out-dated 7473 flip-flop is included for its superior functional block diagram. Study it and see how a JKFF works.

Here, J and K refer to the respective input levels when the  $n^{th}$  clock is high, and  $Q_{n+1}$  refers to the output after clock returns from 1 to 0. These flip-flops have a "set"  $(\overline{SD})$  and a "reset"  $(\overline{CD})$  feature. Experiment with the  $\overline{SD}$  and  $\overline{CD}$  inputs to determine their effect. See the 74LS112 data sheet.

J	K	$Q_{n+1}$
0	0	$\mathbf{Q}_n$
0	1	0
1	0	1
1	1	$\overline{\mathrm{Q}_n}$

2. Connect the 74LS112 JKFF's to make an 4 bit counter (0 to 15). To display the sequence of bits use the lights on the board. Don't forget to hook up **all** the inputs, even if they aren't shown on the functional logic diagram. What do you want the J & K inputs to be in this case? What do you want on the preset and clear lines?



3. Make a ring oscillator.

Use an odd number of gates. A signal is propagated around the loop with a speed depending on the delay of each gate and the number of gates. For 7 gates the period is about 50 - 150 nsec., depending on the type of gate. Check the frequency by looking at the output of any gate with the scope. Use your four bit counter to count the oscillations. Determine the gate delay from your measured frequency. Note that a full cycle requires delays going around the loop <u>twice</u>. Where must the unused input of each NAND gate be connected?



4. Study the behavior of the monostable multivibrator (oneshot). Note: Monostable multivibrators are much less used now in the era of clocked circuits. So to shorten the lab a little, this section is now optional/extra credit. Leave it for the end.

A dual oneshot has an id number 74LS221. Connect the circuit shown. Check the spec sheet for valid resistor and capacitor values! Arrange the two outputs so that they have the appropriate relative timing when triggered by a rising edge. Determine the output pulse

width relative to the RC time constant of your external circuit. What changes would have to be made to trigger your circuit on the falling edge? What would the result be if you used the rising-edge trigger input (B) on the second one-shot? Use the data sheets to determine what to do with the unused inputs. They are not all "true".



- 5. Investigate the properties of the 8 bit serial-input parallel-output shift register (ID = 74HCT164). Connect the chip, then clock various numbers into the register using the switches. Use the eight LED's on the breadboard to show the states of the output. How does the "Reset" function work? Keep the circuit set up for the next exercise.
- 6. The 74LS283 is a four bit adder which performs the binary addition of one 4 bit number  $(A_1 \text{ to } A_4)$  to another  $(B_1 \text{ to } B_4)$ , including a "carry in " bit  $(C_0)$ , in order to produce a 4-bit sum  $(S_1 \text{ to } S_4)$  plus a "carry out"  $(C_4)$ .

Use the shift register to generate both the input binary numbers, so that  $A_1$  to  $A_4$  correspond to  $Q_E$  through  $Q_H$  and  $B_1$  to  $B_4$  to  $Q_A$  through  $Q_D$ . For convenience it is useful to connect the input and output 4-bit numbers to a hex display using the TIL311 chip. Verify the addition. How should the "carry-in" input be connected?

7. **Optional** – **if time permits.** Replace the adder with a four bit magnitude comparator (74LS85). Compare the two displayed numbers and verify all the outputs. Now experiment with the carry inputs to determine what values are required to function correctly. What is the purpose of these inputs?

