




ALTERA Cyclone IV Development & Education Board (DE0-Nano)





SCHEMATIC	CONTENT	PAGE
01 TOP	Cover Page, Placement, TOP	01 ~ 03
02 EP4CE22	Cyclone IV EP4CE22 BANK1..BANK8 , POWER , CONFIG	04 ~ 08
03 IN/OUT	CLOCK, LED, BUTTON, SW, GPIOs, 2X13 HEADER, G-SENSOR, ADC	09 ~ 11
04 MEMORY	SDRAM, EEPROM	12 ~ 13
05 POWER	POWER 1.2V, 2.5V, 3.3V	14






 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano Board		
Size	Document Number	Rev
B	COVER PAGE	C
Date:	Thursday, July 12, 2012	Sheet 1 of 14






 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE0-Nano Board	
Size	Document Number
B	PLACEMENT
Date:	Thursday, July 12, 2012
Sheet	2 of 14
Rev	C









 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE0-Nano Board	
Size	Document Number
B	EP4CE22 BANK1 & BANK2
Date:	Thursday, July 12, 2012
Sheet	4 of 14
Rev	C













 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano Board		
Size	Document Number	Rev
B	EP4CE22 BANK7 & BANK8	C
Date:	Thursday, July 12, 2012	Sheet 7 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano Board		
Size	Document Number	Rev
B	EP4CE22 POWER and CONFIGURATION	C
Date:	Thursday, July 12, 2012	Sheet 8 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE0-Nano Board	
Size	Document Number
B	CLOCK & LED & BUTTON & SWITCH
Date:	Thursday, July 12, 2012
Sheet	9 of 14
Rev	C






terasic Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.


Title: **DE0-Nano Board**


Size B	Document Number: GPIOs & 2X13 Header	Rev C
Date:	Thursday, July 12, 2012	Sheet 10 of 14



Digital Accelerometer





Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano Board		
Size	Document Number	Rev
B	G-Sensor & ADC	C
Date:	Thursday, July 12, 2012	Sheet 11 of 14



 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano Board		
Size	Document Number	Rev
A	SDRAM	C
Date:	Thursday, July 12, 2012	Sheet 12 of 14



 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano Board		
Size	Document Number	Rev
A	EEPROM	C
Date:	Thursday, July 12, 2012	Sheet 13 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE0-Nano Board	
Size B	Document Number 1.2V & 2.5V & 3.3V
Date:	Thursday, July 12, 2012
Sheet	14 of 14
Rev	C