Phase Locked Loop

The MC14046B phase locked loop contains two phase comparators, a voltage-controlled oscillator (VCO), source follower, and zener diode. The comparators have two common signal inputs, PCAin and PCB_{in}. Input PCA_{in} can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal PC1_{out}, and maintains 90° phase shift at the center frequency between PCA_{in} and PCB_{in} signals (both at 50% duty cycle). Phase comparator 2 (with leading edge sensing logic) provides digital error signals, PC2_{out} and LD, and maintains a 0° phase shift between PCAin and PCBin signals (duty cycle is immaterial). The linear VCO produces an output signal VCO_{out} whose frequency is determined by the voltage of input VCO_{in} and the capacitor and resistors connected to pins C1_A, C1_B, R1, and R2. The source-follower output SF_{out} with an external resistor is used where the VCO_{in} signal is needed but no loading can be tolerated. The inhibit input Inh, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode can be used to assist in power supply regulation.

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage—to—frequency conversion and motor speed control.

- Buffered Outputs Compatible with MHTL and Low-Power TTL
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 to 18 V
- Pin-for-Pin Replacement for CD4046B
- Phase Comparator 1 is an Exclusive Or Gate and is Duty Cycle Limited
- Phase Comparator 2 switches on Rising Edges and is not Duty Cycle Limited

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 2.)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in}	Input Voltage Range (All Inputs)	-0.5 to V _{DD} + 0.5	V
I _{in}	DC Input Current, per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 3.)	500	mW
T _A	Operating Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C




ON Semiconductor

http://onsemi.com



PDIP-16 P SUFFIX CASE 648



MARKING




SOIC-16 DW SUFFIX CASE 751G





SOEIAJ-16 F SUFFIX CASE 966



Ą

= Assembly Location

WL, L YY, Y = Wafer Lot

YY, Y

= Year = Work Week

ORDERING INFORMATION


Device	Package	Shipping		
MC14046BCP	PDIP-16	2000/Box		
MC14046BDW	SOIC-16	2350/Box		
MC14046BDWR2	SOIC-16	1000/Tape & Reel		
MC14046BF	SOEIAJ-16	See Note 1.		
MC14046BFEL	SOEIAJ-16	See Note 1.		

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

BLOCK DIAGRAM



PIN ASSIGNMENT

_			
rd [1 ●	16	V _{DD}
PC1 _{out}	2	15	ZENER
PCB _{in}	3	14	PCA _{in}
vco _{out} [4	13	PC2 _{out}
іин [5	12] R2
C1 _A	6	11] R1
C1 _B	7	10	SF _{out}
V _{SS} [8	9	vco _{in}

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			V _{DD}	- 55°C		25°C		125°C			
Characteristic	;	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD}	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage $^{(4.)}$ (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	"0" Level	V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11		Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	ГОН	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8		- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5		- 0.7 - 0.14 - 0.35 - 1.1		mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	l _{OL}	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8	_ _ _	0.36 0.9 2.4	_ _ _	mAdc
Input Current		I _{in}	15	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance		C _{in}	_	_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Per Package) Inh = PC Zener = VCO _{in} = 0 V, PC or 0 V, I _{out} = 0 µA		I _{DD}	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current $^{(5.)}$ (Inh = "0", f_0 = 10 kHz, C_L = 50 pF, R1 = 1.0 M Ω , R2 = ∞ R _{SF} = ∞ , and 50% Duty Cycle)		lτ	5.0 10 15			$I_{T} = (2$.46 μA/kHz) .91 μA/kHz) .37 μA/kHz)	f + I _{DD}	•		mAdc

4. Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level = 1.0 Vdc min @ V_{DD} = 5.0 Vdc 2.0 Vdc min @ V_{DD} = 10 Vdc 2.5 Vdc min @ V_{DD} = 15 Vdc


5. To Calculate Total Current in General:

$$I_{T} \approx 2.2 \text{ x V}_{DD} \Big(\frac{\text{VCO}_{in} - 1.65}{\text{R1}} + \frac{\text{V}_{DD} - 1.35}{\text{R2}} \Big)^{3/4} \\ + 1.6 \text{ x} \Big(\frac{\text{VCO}_{in} - 1.65}{\text{R}_{SF}} \Big)^{3/4} + 1 \text{ x } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3} \text{ (C}_{L} + 9) \text{ V}_{DD} \text{ f} + 1 \text{ y } 10^{-3}$$

$$1\times10^{-1}~V_{DD}^{2}~\left(\frac{100\%~Duty~Cycle~of~PCA_{in}}{100}~\right) + I_{Q}~~where:~~I_{T}~in~\mu\text{A},~C_{L}~in~p\text{F},~VCO_{in},~V_{DD}~in~Vdc,~f~in~k\text{Hz},~and~R1,~R2,~R_{SF}~in~M\Omega,~C_{L}~on~VCO_{out}.$$

-		V	Minimum		Maximum	
Characteristic	Symbol	V _{DD} Vdc	Device	Typical	Device	Units
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$	t _{TLH}	5.0 10 15	_ _ _	180 90 65	350 150 110	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t _{THL}	5.0 10 15	_ _ _	100 50 37	175 75 55	ns
PHASE COMPARATORS 1 and 2	•	•	•			
Input Resistance — PCA _{in}	R _{in}	5.0 10 15	1.0 0.2 0.1	2.0 0.4 0.2	_ _ _	ΜΩ
— PCB _{in}	R _{in}	15	150	1500	_	$M\Omega$
Minimum Input Sensitivity AC Coupled — PCA _{in} C series = 1000 pF, f = 50 kHz	V _{in}	5.0 10 15	_ _ _	200 400 700	300 600 1050	mV p-p
DC Coupled — PCA _{in} , PCB _{in}	_	5 to 15	See	Noise Immu	inity	
VOLTAGE CONTROLLED OSCILLATOR (VCO)	•					
Maximum Frequency (VCO _{in} = V _{DD} , C1 = 50 pF R1 = 5.0 kΩ, and R2 = ∞)	f _{max}	5.0 10 15	0.5 1.0 1.4	0.7 1.4 1.9	_ _ _	MHz
Temperature — Frequency Stability $(R2 = \infty)$	_	5.0 10 15	_ _ _	0.12 0.04 0.015	_ _ _	%/°C
Linearity (R2 = ∞) (VCO _{in} = 2.5 V \pm 0.3 V, R1 > 10 kΩ) (VCO _{in} = 5.0 V \pm 2.5 V, R1 > 400 kΩ) (VCO _{in} = 7.5 V \pm 5.0 V, R1 \geq 1000 kΩ)	_	5.0 10 15	_ _ _	1.0 1.0 1.0	_ _ _	%
Output Duty Cycle	_	5 to 15	_	50	_	%
Input Resistance — VCO _{in}	R _{in}	15	150	1500	_	MΩ
SOURCE-FOLLOWER	•	•	•			•
Offset Voltage (VCO _{in} minus SF _{out} , RSF > 500 k Ω)	_	5.0 10 15	_ _ _	1.65 1.65 1.65	2.2 2.2 2.2	V
Linearity $ \begin{aligned} &(\text{VCO}_{\text{in}} = 2.5 \text{ V} \pm 0.3 \text{ V}, \text{R}_{\text{SF}} > 50 \text{ k}\Omega) \\ &(\text{VCO}_{\text{in}} = 5.0 \text{ V} \pm 2.5 \text{ V}, \text{R}_{\text{SF}} > 50 \text{ k}\Omega) \\ &(\text{VCO}_{\text{in}} = 7.5 \text{ V} \pm 5.0 \text{ V}, \text{R}_{\text{SF}} > 50 \text{ k}\Omega) \end{aligned} $	_	5.0 10 15	_ _ 	0.1 0.6 0.8	_ _ _	%
ZENER DIODE						
Zener Voltage ($I_z = 50 \mu A$)	V _Z	_	6.7	7.0	7.3	V
Dynamic Resistance (I _z = 1.0 mA)	R_Z	_	_	100	_	Ω

^{6.} The formula given is for the typical characteristics only.





Refer to Waveforms in Figure 3.


Figure 1. Phase Comparators State Diagrams

Characteristic	Using Phase Comparator 1	Using Phase Comparator 2			
No signal on input PCA _{in} .	VCO in PLL system adjusts to center frequency (f_0) .	VCO in PLL system adjusts to minimum frequency (f_{min}).			
Phase angle between PCA _{in} and PCB _{in} .	90° at center frequency (f ₀), approaching 0° and 180° at ends of lock range (2f _L)	Always 0° in lock (positive rising edges).			
Locks on harmonics of center frequency.	Yes	No			
Signal input noise rejection.	High	Low			
Lock frequency range (2f _L).	The frequency range of the input signal on which the loop will stay locked if it was initially in lock; $2f_L = \text{full VCO}$ frequency range = $f_{\text{max}} - f_{\text{min}}$.				
Capture frequency range (2f _C).	The frequency range of the input signal on which the loop will lock if it was initially out of lock.				
	Depends on low–pass filter characteristics (see Figure 3). $f_C \le f_L$	$f_C = f_L$			
Center frequency (f ₀).	The frequency of VCO_{out} , when $VCO_{in} = 1/2$	V_{DD}			
VCO output frequency (f).	$f_{min} = \frac{1}{R_2(C_1 + 32 \text{ pF})}$ (Vc	CO input = V _{SS})			
Note: These equations are intended to be a design guide. Since calculated component values may be in error by as much as a factor of 4, laboratory experimentation may be required for fixed designs. Part to part frequency variation with identical passive components is typically less than ± 20%.	$f_{\text{max}} = \frac{1}{R_1(C_1 + 32 \text{ pF})} + f_{\text{min}} \qquad (V_0)$ Where: $10\text{K} \le R_1 \le 1 \text{ M}$ $10\text{K} \le R_2 \le 1 \text{ M}$ $100\text{pF} \le C_1 \le .01 \mu\text{F}$	_{CO} input = V _{DD})			

Figure 2. Design Information







Typically:
$$R_4 C_2 = \frac{6N}{f_{max}} - \frac{N}{2 \pi \Delta f}$$

$$(R_3 + 3,000\Omega) C_2 = \frac{100N\Delta f}{f_{max}^2} - R_4 C_2$$

NOTE: Sometimes R3 is split into two series resistors each R3 ÷ 2. A capacitor C_C is then placed from the midpoint to ground. The value for C_C should be such that the corner frequency of this network does not significantly affect ω_n . In Figure B, the ratio of R3 to R4 sets the damping, R4 \approx (0.1)(R3) for optimum results.

Definitions: N = Total division ratio in feedback loop $K\phi = V_{DD}/\pi$ for Phase Comparator 1

 $K\phi = V_{DD}/4 \pi$ for Phase Comparator 2

$$\mathsf{K}_{VCO} = \frac{2\,\pi\,\Delta\,\mathsf{f}_{VCO}}{\mathsf{V}_{DD} - 2\,\mathsf{V}}$$


$$\begin{split} \text{K}_{VCO} &= \frac{2\,\pi\,\Delta\,f_{VCO}}{V_{DD}-2\,V} \\ \text{for a typical design } \omega_{n} \,\cong\, \frac{2\,\pi\,f_{\Gamma}}{10} \quad \text{(at phase detector input)} \end{split}$$


 $\zeta \approx 0.707$

LOW-PASS FILTER

Filter A	Filter B
$\omega_{n} = \sqrt{\frac{K_{\phi}KVCO}{NR_{3}C_{2}}}$	$\omega_{n} = \sqrt{\frac{K_{\varphi}KVCO}{NC_{2}(R_{3} + R_{4})}}$
$\zeta = \frac{N\omega_n}{2K_{\varphi}K_{VCO}}$	$\zeta = 0.5 \omega_{\text{n}} (\text{R}_{3}\text{C}_{2} + \frac{\text{N}}{\text{K}_{\phi}\text{K}_{\text{VCO}}})$
$F(s) = \frac{1}{R_3 C_2 S + 1}$	$F(s) = \frac{R_3C_2S + 1}{S(R_3C_2 + R_4C_2) + 1}$

Waveforms





Note: for further information, see:

- (1) F. Gardner, "Phase-Lock Techniques", John Wiley and Son, New York, 1966.
- (2) G. S. Moschytz, "Miniature RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.
- (3) Garth Nash, "Phase-Lock Loop Design Fundamentals", AN-535, Motorola Inc.
- (4) A. B. Przedpelski, "Phase-Locked Loop Design Articles", AR254, reprinted by Motorola Inc.

Figure 3. General Phase-Locked Loop Connections and Waveforms