PHYS 623 Field Programmable Gate Arrays Laboratory 1

Ian Wisher, University of Wisconsin Physics Department

Last edits

October 19, 2015

1 Primer

In this lab we will explore one of the most exciting developments in digital hardware: the humble Field Programmable Gate Array or FPGA. The FPGA has asserted itself in the last decade as an integral part of both commercial and scientific electronics. The digital signal processing capabilities of FPGAs are particularly fantastic which makes these devices invaluable for data acquisition systems. In addition, due to the reprogrammable nature of FPGAs the logic can be changed to repurpose the device or correct when bugs are found. This is great news for physicists who spend most of our career prototyping electronics that will never evolve past their prototype phase.

1.1 FPGA Basics

FPGAs are made up of Logical Elements or discrete programmable blocks that can be programmed and connected together to form complex state machines and logic. Many FPGAs have specialized blocks for tasks that are used frequently and would take a large amount of resources if built from the Logical Elements. An example of these specialized blocks are adders, multipliers, Phase Lock Loops(for clock multiplication and division), and SRAM blocks. One important thing to note about FPGAs is that the programming is volatile in that once the FPGA loses power the programming is lost. Development boards like the DE0 we use in this lab have EEPROMs on the board to hold the programming information and load it on to the FPGA when the board is first powered on.

1.2 Choosing an FPGA

When choosing an FPGA, like all electronics endeavors, its important to characterize your requirements and choose an FPGA that meets your requirements. Though you may consider a number of different characteristics and requirements (existence of specialized logic cores for example), there are a few properties to keep your eye on.

• [Altera or Xilinx] - There are two main companies that manufacture/design FPGAs and both are very good. The only caveat that seems to be consistently true between the two manufactures is: Xilinx pushes to have most bells and whistles at the price of simplicity while Altera tends to prioritize ease

of use on the programmers. One should also download the software packages form both companies (Quartus for Altera and ISE for Xilinx) and determine which is more agreeable. One word of caution the licensing for the software seems to be archaic in many aspects: Xilinx ISE subscriptions are for use and not support so if your license expires you can no longer use the software. In this lab we use the DE0-nano board that has an Altera Cyclone IV and uses the Quartus software.

- [Logic Element Count] This is the number of building blocks available for use in custom logic. This limits how complicated the logic you can implement inside the chip but for most cases there are usually more than enough of these.
- [Max Clock Frequency] This is the max clock speed that the clock network is specified to run at. This is a good indication of the setup times for the flip flops in the FPGA which can give you an idea of the frequency the chip could be sensitive to. It should be noted that there are different speed grades of chips. Much like processors FPGAs are batched after testing into different grades depending on how they perform in testing.
- [Price] Pretty obvious why this is important.
- [Availability of Evaluation Boards] For physicists/ prototyping engineers this is probably an important factor since we will spend most of our time in development. The process of laying out a breakout board for an FPGA is not only strenuous and difficult but is often a multi-layer test of attrition.

After considering the options above we've chosen to use the DE0 Cyclone IV development board from Terasic. However, this is by no means the dev board for all projects and you should feel free to try different boards for your future projects. This board was chosen because of its combination of support, low cost, and frankly speaking : the author's preferences for Altera.

Terasic DE0-Nano System Builder V1.0.0	22
	System Configuration
	Project Name:
PROGRAM	PHYS623
DE0-Nano FPGA Board	CLOCK LED x 8
	Button x 2 Dip Switch x 4
	SDRAM, 32MB ADC
	EEPROM, 2Kb EPCS
	 ☑ Accelerometer ☑ 2x13 Pin Header GPIO-0 Header
	GPIO Default
	Prefix Name: GPIO_A
	GPIO-1 Header
Load Setting Generate	GPIO Default
Save Setting Exit	Prefix Name: GPIO_B

Figure 1: Terasic System Builder with all the components enabled.



Figure 2: The layout of Quartus II showing the 4 main sections: project navigation, compilation summary, main work space, and the terminal

2 Getting Started

Now that we have our development board chosen we would then have to download and install the software needed to compile code and eventually program the FPGA. Luckily for you the software has already been downloaded and installed on the machines in the lab. In addition Terasic, the company that has supplied the development board, has provided tools that make starting a little easier.

2.1 Generating project files with Terasic Tools

The first step to programming an FPGA is to make a project that will hold all the different code you would like to program on to the chip. Terasic has provided a program that will generate this project file as well as assigning the pins correctly. It can be found in Users/Public/Lab Software/623/DE0-Nano-SystemBuilder.

Double-click the System Builder executable and you should see something that looks like Figure 1. Fill it

						Top.b	odf*						×																
	9	Ж		ł	n Ci			€ €	A C	Ð	10 A	-	٦	ר] `	. \	N		0	<hr/>		7	i	11. 4	1	2			
													:::																
										• •																			
		• •	• •																										
		11	11						111				111					1	11		11			111					
		• •					• • • •			• •	• • •				• • •		· · ·			· · ·	• •					· · ·		1.19	• • • •
																			11										
			1.50						1.1.1				2.7.3			1.1			1.10		1.1			1.1.1					
• •	• • •	• •	• •	• • •			• • • •		· · ·	• •	• • •	• • •	· · ·	• • •		• •	• • •	• • •	• •	• • •	• •	• • •	• • •	• • •	• • •	• • •	• • •	• • •	• • • •
		11	: :							1								1			1		111	1		111			
• •			· · -														• • •				• •	• • •			• • •			• • •	
				Ж	Cut																								
					Gut							- 1									1.1								
					Сору																								
			· · ·									- 1																	
		• •	· ·	2	Paste									• • •			· · ·			· · ·	• •		· · ·	• • •		· · ·	• • •		• • • •
		11																											
				X	Delete																								
		• •										_					• • •		1.1			1.1						1.1	
• • •		• •			Update Syr	mbol o	r Block					- 1	· · ·			• •	• • •	• • •	• •	· · ·	• •	• • •	• • •	• • •	• • •	• • •		• • •	• • • •
		11	1		opublic off								: : :						11	111			111	1		111	1		
					-																								
		• •			Show							۲. I																	
• •		• •	· · ·													· · ·		· · ·		· · ·	• •	• • •	• • •	• • •	• • •	• • •	• • •	• • •	
			11		Insert							F		ymbo	6														
			11		and a la								•	symbo															
			• •	-									9	wmbo	as Blo	ock													
• •		• •	• •	R.	Zoom In				Ctrl+S	pace										· · ·						· · ·			
		11			Zoom Out				Ctrl+S	hift I	Enar	. [111	11		11			1					
				4	200m Out				Cuita	STILL 4	ropace	-																	
				0	Zoom																								
• • •		• •											• • •	• • •	• • •		• • •			· · ·	• •		• • •	• • •		· · ·			• • • •
				E	Fit in Windo	W			Ctrl+A	Alt+V	V								11										
				×	Fit Selection	n in W	indow		Ctrl+S	hift-	HW																		

Figure 3: To insert a symbol into a block body diagram simply right click on the diagram and select insert symbol

in as shown in the figure. Make sure that all the components are enabled and then make the project name something unique (like your name). Once you are satisfied click **Generate** and a folder will appear with the project name that you chose. The standard location for this folder should be on the desktop.

Open this folder. There should be a file with the extension **.qpf** which stands for "Quartus project file" double click this and it will open your project in Quartus II (Altera's Interactive Developer Environment). Note that there will be a file with a **.qpf** extension and one with a **.qsf** extension. To see the extension you can select the file and right click to bring up the properties window. Alternatively you can use the fact that the **.qpf** file is much smaller (about 1 kB).

2.2 Quartus Software Introduction

Quartus has a similar feel to many interactive development environments so if you have tried something like eclipse or visual studio the organization will feel familiar. The main organization breaks down the code into a discrete hierarchy from Project, Top Programing File (main function), and submodules.

The program should have opened with your top file being (the name of your project).v. This can be seen in the top left corner of the window or the project navigation panel. The Project navigation panel gives you an overview of the code you are writing so you can see the hierarchy of your modules and submodules. The Panel just below that is the Tasks panel. Here you can compile your code and program the device once compilation is done. In addition, you can run simulations of your code to make sure that it will work before you even load it onto the device. To the right is the workplace where files that are opened will be displayed. The bottom contains the terminal which will report compilation errors as well as other useful information. Now that you are familiar with the layout lets write our first FPGA program.

Groups						₽8×						
amed: *						-		To	n View - \	Vire Bond		
Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved						
DRAM ADDR[12	0] Output Group				3.3-V LVTTL			Cyclon	EIVE-F	P4CE22F1	7C6	
DRAM_BA[10]	Output Group				3.3-V LVTTL			0,01011		I OLLEI I		
DRAM DO[150]					3.3-V LVTTL			_	Market a	-		
DRAM_DQM[10]					3.3-V LVTTL			() ()	IDEONCE I magnadiolism) pričoupurili bish	(Distant graditional) (2 inut? argum? Stide		
GPIO_2[120]	Bidir Group				3.3-V LVTTL			1 2 3 4	5 6 7 8	9 10 11 12 13	14 15 16	
GPIO_2_IN[20]	Input Group				3.3-V LVTTL		A			0000		
@ GPIO_A[330]	Bidir Group				3.3-V LVTTL				And in the other test of the second s	state states in some the state of a local distance of	and a second second	
GPIO_A_IN[10]	Input Group				3.3-V LVTTL		в		0001	0000	Ū \∕ D ⊨	
GPIO_B[330]	Bidir Group				3.3-V LVTTL		c	660A	VAA AA	AAVA.	0.0.0	
GPIO_B_IN[10]	Input Group				3.3-V LVTTL							
KEY[10]	Input Group				3.3-V LVTTL		D					
EED[70]	Output Group				3.3-V LVTTL		E		000			
> 💕 SW[30]	Input Group				3.3-V LVTTL		F	6643			A-0-0 F	(108.0NL) (10 sectors) (2 incut 2 actor)
< <new group="">></new>									VIII			
							(1000) (1					KSUNC) ("Saugas" Gingat Daga"
							H J K International Teach Stream and States					ISSUNC (Hangyard (Shear Cargar
	(%) Edt: (X) (V)						H J K L (1990) (State Charges of Short same
Node Name	- @⊛ Edt: [₩] √ Drecton	Location	I/O Bank	VREF Group	Fitter Location	1/O Standard	H J K L (1990) (State (Temport Short Same
Node Name	Direction Output	PIN_D1	1	B1_N0	PIN_D1	3.3-V LVTTL	H J Vitagen Van Prage vitas Prage vitas Prage vitas R R T	Current Strength BmA (default)				State (Temport Short Same
Node Name	Direction Output Output	PIN_D1 PIN_A11	1 7	B1_N0 B7_N0	PIN_D1 PIN_A11	3.3-V LVTTL 3.3-V LVTTL	H J Vitagen Van Prage vitas Prage vitas Prage vitas R R T	Current Strength Bank (default)	C C			OSUM Teacpart Short Ange
Node Name LED[4] LED[3] LED[2]	Direction Output Output Output	PIN_D1 PIN_A11 PIN_B13	1 7 7	B1_N0 B7_N0 B7_N0	PIN_D1 PIN_A11 PIN_B13	3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL	H J Vitagen Van Prage vitas Prage vitas Prage vitas R R T	Current Strength BmA (default) BmA (default) BmA (default)	C C			OSUM Teacpart Short Ange
Node Name LED[4] LED[3] LED[2] LED[1]	Direction Output Output Output Output Output	PIN_D1 PIN_A11 PIN_B13 PIN_A13	1 7 7 7	B1_N0 B7_N0 B7_N0 B7_N0 B7_N0	PIN_D1 PIN_A11 PIN_B13 PIN_A13	3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL	H J Vitagen Van Prage vitas Prage vitas Prage vitas R R T	Current Strength SmA (default) SmA (default)	Slew Rate 2 (default)			State (Temport Short Same
Node Name LED[4] LED[3] LED[2] LED[1] LED[1] LED[0]	Direction Output Output Output Output Output Output	PIN_D1 PIN_A11 PIN_B13 PIN_A13 PIN_A15	1 7 7 7 7	B1_N0 B7_N0 B7_N0 B7_N0 B7_N0 B7_N0	PIN_D1 PIN_A11 PIN_B13 PIN_A13 PIN_A15	3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL	H J Vitagen Van Prage vitas Prage vitas Prage vitas R R T	Current Strength BmA (default) BmA (default) BmA (default) BmA (default) BmA (default) BmA (default)	C C			State (Temport Short Same
Node Name IED[4] IED[3] IED[2] IED[1] IED[1] IED[0] IIIIN SW[3]	Direction Output Output Output Output Output Input	PIN_D1 PIN_A11 PIN_B13 PIN_A13 PIN_A15 PIN_M15	1 7 7 7 7 7 5	B1_N0 B7_N0 B7_N0 B7_N0 B7_N0 B5_N0	PIN_D1 PIN_A11 PIN_B13 PIN_A13 PIN_A15 PIN_M15	3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL	H J Vitagen Van Prage vitas Prage vitas Prage vitas R R T	Current Strength BmA (default) BmA (default) BmA (default) BmA (default) BmA (default) BmA (default) BmA (default) BmA (default)	Slew Rate 2 (default)			State (Temport Short Same
Node Name Image: LED[4] Image: LED[3] Image: LED[2] Image: LED[1] Image: LED[0]	Direction Output Output Output Output Output Output	PIN_D1 PIN_A11 PIN_B13 PIN_A13 PIN_A15	1 7 7 7 7	B1_N0 B7_N0 B7_N0 B7_N0 B7_N0 B7_N0	PIN_D1 PIN_A11 PIN_B13 PIN_A13 PIN_A15	3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL	H J Vitagen Van Prage vitas Prage vitas Prage vitas R R T	Current Strength BmA (default) BmA (default) BmA (default) BmA (default) BmA (default) BmA (default)	Slew Rate 2 (default)			State (Temport Short Same

Figure 4: View of the PinPlanner that has been pre-filled by the Terasic System Builder

3 My First FPGA Code

To get started we first will create a schematic diagram. To do this first click on $File \rightarrow New \rightarrow Block$ Diagram/Schematic File. Once you click on Okay your diagram should appear on the workplace. We are going to add some inputs and outputs onto the diagram by right clicking on the diagram, as in Figure 3, and selecting insert \rightarrow symbol. Bring the part you want to insert into the symbol window that opens by choosing from the library list on the left. Input/Output pins are located in: quartus/libraries/primitives/pin/. When you have selected a part, close the symbol window. Mouse click in the schematic area to place a copy of the selected part. If you checked "Repeat-insert mode" you can place multiple copies with left clicks, then push the Esc key to stop. Otherwise, you can right-click to copy and paste additional copies where you want them. You will need one input pin and one output pin.

These pins now have to be identified with a particular pin on the FPGA package. We can make the schematic more clear by assigning logical names showing what the pin is connected to instead using pin numbers. For an example of this we can go to **Assignments** \rightarrow **PinPlanner**. A window like Figure 4 should show up which shows all the pin assignments that the Terasic system builder has already done for us. You can look through the menus on the left and see which Altera pins are assigned to various peripheral devices and which are assigned to the header connector pins. You'll need to refer to these exact names when you want to connect an input or output on your schematic. If you would like to learn more about assigning pins you can read the appendix, but for now just appreciate the work that you don't have to do. Note the first entry: **CLOCK_50 = Pin R8**. Pin R8 is the FPGA pin that is connected to a 50 MHz oscillator on the DE0-nano board. When you identify an input on your schematic with the label CLOCK_50, it will be connected to Pin R8, and thus to the 50 MHz clock.

Close the pin planner and direct your attention to the schematic again. Double-click on the input pin and label it **CLOCK_50**. (This can also be done by right clicking on the pin and selecting **properties**.) Names must be entered *exactly* as shown in the PinPlanner. This label is the name that the DEO System Builder gave to a specific pin on the FPGA chip that is attached to the 50 MHz oscillator on the DEO Nano board. Now label the output pin **LED**[7..0]. The name is just like the clock: it references the FPGA pins that are connected to the LEDs on the board. It is important to note that the part in brackets lets us know that it is a bus of 8 different outputs. The syntax is one used by Altera and in verilog would be [7:0] instead.

Before we lose all our progress save the block diagram by click File \rightarrow Save As. Name the diagram something like Top or Main. However, the schematic is currently not the "top" or main programming module. To make it the top module select the Files tab on the Project Navigation page at the top left. Right click on the *.bdf file you created and select "set as Top-level entity". You have now made the schematic diagram your main file so we better put some logic in it.

3.1 Schematic Capture

Now let us build a circuit that we are all familiar with: an 8 bit counter. To do this we'll insert symbols like we did for the input and output pins but instead we'll insert flip flops and gates. There are a number of ways to make an 8 bit counter so choose your favorite whether it uses JK flip flops or D flip flops. Flip-flops can be found under the **quartus/libraries/primitives/storage** folder in the symbol window. Note that these JK flip flops are *positive* edge triggered. Gates are in /logic. Once the elements are placed connecting them together is as easy as clicking on the output of one and dragging a wire to the input of the next. You can usually mouse down on one connection and drag to the next terminal. Mouse up and then down and drag again to daisy-chain additional terminals. Wire segments can be dragged to new positions to make the diagram more clear. You can route wires initially by letting the mouse up at an intermediate position, temporarily terminating the wire there. Mouse down on the same spot and drag to continue and the starting spot will remain fixed.

To connect the 8 bit counter up to the LEDs we'll have to create a bus wire. In Quartus II this can be easily done by connecting a segment wire to the output pin (that doesn't go anywhere) and labeling the wire **myLED**[7..0]. Now if I want to address a single wire in that bus, for example lets say the 4th wire, simply label the wire you would like to connect as myLED[3]. Wire names in schematics are global variables so there is no need to even connect the wires. Knowing this, now label the wires in your 8 bit counter to connect them to the corresponding 8 LEDs. In addition, connect the clock to the input of your counter.

Once you have your 8 bit counter built show the instructor your undoubtedly beautiful handiwork.

Once the outputs and inputs have been wired up save your schematic and compile the program by double clicking on Compile Design in the tasks section. If you keep the task window up, you can watch progress, but there will often be a delay of about 30s before anything seems to happen. It will take a little bit of time and even if everything was hooked up correctly will return a number of warnings (most of these are unassigned pin warnings which we'll ignore). There should be no **errors**, so fix any and recompile before proceeding (if you can't identify the problem from the description given, ask your instructor).

Now you can plug in the DEO_NANO development board and load your first FPGA program by clicking on the Program Device option. The Programmer Window will open and show you something like Figure 5. First setup the programmer by clicking the top left hardware setup button and choosing the USB device under "currently selected hardware". Try unplugging and replugging the USB connection if this device doesn't show up in the list. Once the USB device has been selected click the start button and watch the progress bar as it uploads the firmware onto the board. Congratulations on programming your first FPGA program! You should however notice something very disappointing about your results which we will fix in the next section.




Figure 5: View of the programmer window with the *.sof programming file connected but no programming hardware selected yet

3.2 Using Megawizard

Once the code for your 8 bit counter was loaded you undoubtedly noticed that the LEDs appeared to be on all the time (because they are counting at 50 MHz). This can be fixed by slowing down the input into our 8 bit counter by adding another counter in front of the one we made.

For this counter we'll use something called a megafunction. Megafunctions are common customizable building blocks that Altera provides to ease and speed up development. At this point, if your schematic window isn't on top, get it back by double-clicking on the top level file in the project navigator sub-window. To create a counter right click on the diagram and insert a symbol but this time choose the **lpm_counter** module under **megafunctions/arithmetic**. Once you select OK the Megawizard manager window will appear. The default file type, name, and location should all be OK, so just click Next >. A window like that of Figure 6 should appear.

MegaWizard Plug-In Manage	r [page 3 of 7]	? 💌
DPM_COU	NTER	About Documentation
Settings	Summary	
General > General 2 >	Optional Inputs	
Learn counter 0	Currently selected device family:	Cyclone IV E 👻
lpm counter2 m ← clock up counter q[70] →		Match project/default
	How wide should the 'q' output bus be? 8 \checkmark bits	
	What should the counter direction be?	
	Up only	
	Down only	
	Create an 'updown' input port to allow me to do both (1 counts up	p; 0 counts down)
Resource Usage		
8 lut + 8 reg	Cancel < <u>B</u> ar	ck Next > Finish

Figure 6: An example of using a megawizard function to generate a simple counter.

You can then select the number of bits you want in your counter as well as a cornucopia of different options. All the options are pretty self explanatory but if you ever need more details you can click the About or Documentation buttons on the top right corner. Decide how many stages you need to bring the 50 MHz input rate to the level of a few Hertz and make the counter that wide. Once you insert your new counter connect the input to the clock and the highest bit of the counter to the 8 bit counter you made.

Save, Recompile, and load the new firmware onto the devboard and admire your LEDs.

4 Verilog/Custom Module Introduction

Now we'll look into what makes FPGA programming exciting and powerful using hardware description languages. To create a new Verilog file click: **File** \rightarrow **New** \rightarrow **Verilog HDL File**. A new text document should open in your work place and in it insert the following code.

```
module awesome (clock, out);
input wire clock ;
output reg [7:0] out ;
always @ (posedge clock)
    begin
        out <= out + 1 ;
end
endmodule</pre>
```

After entering the code select file \rightarrow save and give the file a unique name. Now we need to generate a schematic symbol for your new counter before we can insert it into our schematic diagram. To do this find the file in your navigation panel "Files" tab and right click selecting "Create Symbol File for current file". Quartus will then compile the module and generate a symbol with the input clock and 8 wide output out.

Now we can replace the 8 bit counter we made before with the new one by inserting the module we just created.

To insert our custom module proceed like you would by right clicking on your schematic. If you had to correct errors in the VHDL code, you will need to recreate the symbol first. The new 8 bit counter will appear under Project/ in the insert tab. Once you have swapped out the counters recompile, reload the firmware, and check to make sure it works.

4.1 Verilog Introduction

Before we go onto to some more advanced uses of hardware description languages we'll take a quick look at the basics of Verilog. The example of an 8 bit counter should look very familiar if you have ever coded in C but lets go through the lines one by one.

- module awesome (clock, out); The first step is to define the module we want with its unique name and inputs and outputs. This is very similar to a function declaration in most languages.
- input wire clock ; We then have to tell whether or not the ports we described are inputs or outputs. It should be noted that inputs are always wires and the the wire keyword could be omitted.
- **output reg** [7:0] **out**; For the output we want the values to hold their values so we define them as a register with the keyword reg. This can also be viewed as a flip flop in that with each clock cycle it can update the value. We also define the width before naming any of the values. This order is convenient since it allows multiple declarations of the same type on a single line.
- always @ (posedge clock) For the behavioral logic we use an always block which says whenever this condition is met execute this code. So in this case we execute the code on the rising edge of the signal clock. It should be noted for coding practices there should never be more than one always block to protect against race conditions.
- begin & end These are used to group statements together. In this code since we only have one statement they are not strictly necessary. These are equivalent to curly braces in C.
- $out \le out + 1$; This is the straight forward counter logic that increments a value. The \le is used instead of a = and should always be used in the case of synchronous logic. An = sign in verilog is called a blocking statement and should only be used for strictly combinational logic.
- endmodule Remember to finish what you start.

There is obviously a lot more to learn about verilog but this is the bare minumum you need to get started.

4.2 State Machines

The last step is to introduce the most powerful coding technique for Verilog and other hardware description languages: the Finite State Machine. In Verilog it is straight forward and easy to make a state machine by something like the following in your code: reg [1:0] State ;

As we discussed above this produces a register 2 bit value that can hold the state of our module. This can be updated with different input conditions in always blocks like the example below:

```
module PrettyNeeto (clock, out);
input wire clock ;
output reg [7:0] out ;
reg [1:0] state ;
localparam first = 2'b00 ;
localparam second = 2'b01;
localparam third = 2'b10;
localparam fourth = 2'b11;
always @ (posedge clock)
begin
  case( state )
    first: begin
      state \leq second ;
      out \leq 8'b00001111;
    end
    second: begin
      state \leq third ;
      out \leq 8'b00111100;
    end
    third: begin
      state \leq = fourth ;
      out \le 8'b11110000;
    end
    fourth: begin
      state <= first ;</pre>
      out \leq 8' b 11000011;
    end
    default: begin
      state <= first ;
    end
  endcase
end
endmodule
```

The state variable can be updated in a synchronous block just like any other variable and can hold the state of our module. In addition, this example uses local parameters which can be viewed as just helpful aliases to make your code more readable. Try copying the above code into a module and editing it to make your own LED pattern. You can do this by simply replacing the 8 bit counter you made with the new state machine you define. You can always add more states to make more complex patterns and should feel free to do so.

Congratulations! you have the basics of FPGAs at your finger tips and have successfully completed an introduction to embedded systems.

5 Appendices

A Automatic Program Loading

You can store your program in a special non-volatile ROM on the DEO-Nano board so that it loads and starts executing automatically whenever power is applied, with or without a computer connected. The steps for doing this are given on pp 143-150 of the DEO-Nano User Manual. If there is already a program stored, it will be necessary to erase it before storing a new one (p 149).

B Setting up USB Blaster

Setting up the USB Blaster on a windows machine can be a little tricky. The current version of Quartus II (version 12.0 sp2) does not ship with the JTAG service correctly. To remedy this you can install the Programmer independently off the Altera site. Once that is done you will have to install the drivers manually on Windows 7 by plugging in the board and finding it in the Device Manager: Right Click My Computer - select manage - Then select the Device Manager Tab You should be able to find the device under Other Devices simply right click on the icon and select Update Drivers. The drivers can be found in C:/Altera/13.0sp1/qprogramer/usb-blaster. (Was in C:/Altera/12.0sp2/quartus/usb-blaster.)

C Manually Assigning Pins

To manually assign pins in quartus II is not difficult but requires careful attention to detail and a lot of typing. The first step is to define all the inputs and outputs that you are going to want to use. This is done in the top module. If its a schematic just insert inputs and outputs and label something unique and if its a HDL then simply define the inputs and outputs.

Once you have saved the top file you can go to $Assignments \rightarrow Pins$.

With the pin planner you will see all the inputs and outputs you have on the left with the location **Unas-**signed. You can assign them to a pin by clicking on the location box and scrolling through the pins or typing in the correct ones.

If you laid out the board yourself you will hopefully know the locations you want and if you forgot you can read the FPGA chip manual. Devboards usually have scripts to setup the pins like the DE0_NANO if they don't come with a script you can always find the pin locations/descriptions in the manual.

One can imagine this can be very tedious for an FPGA with greater than 100 pins so it is always good to see if someone has already made a config file that you can edit.




Figure 7: Screenshot of the Device Manager with the USB Blaster plugged in but without drivers installed

References

- [1] Altera, My First FPGA Design Tutorial, available at http://www.altera.com/literature/tt/tt_my_first_fpga.pdf.
- [2] Terasic, DEO_Nano Manual, available at http://www.terasic.com.tw