

Ph 623 - 16 April 20



- HW 10 due next Thursday
  - PLL Prelab
- No A/D or PLL Lab
  - We will do 3 Xilinx labs
  - First one Fixed instructions
  - Other two open-ended - make whatever you like.

- Read H + H
  - Short section 10.5.4 on p 745
  - 764 - 777 (H.1 - 11.3.4) *can skip ABEL*
  - 11.3.5 = micro controllers } optional
    - Also all of ch 15
- Ch 12 - interfacing } reference


Today

- Programmable Logic
- A little interfacing


- FPGA Software working?
- FPGA I due < Monday 27<sup>th</sup>
- Other two Labs due at Final




# Slow Shutoff




Open sw  
Current transfers  
from switch to diode




# - FIX




Zener  
 $V_Z < V_{MAX}$  Transistor  
 $I_{MAX} > I_{SOLENOID}$




# Reversible Load




"H-Bridge"



Also high-efficiency substitute for



 = "Schottky Diode" (metal  $\rightarrow$  semiconductor)  
 $\sim 0.3 \text{ V}$  in Si  
 MOSFET Better ( $0.01 \Omega$ ) ③

# Types of Programmable Logic

PAL > Don't Worry  
PLD about it  
CPLD - Just big  
PLD  
"Complex"

## FPGA


"Field Programmable Gate Array"

- $10^4 - 10^7$  logic elements  
(DEO-nano  $\sim 3 \times 10^4$ )


- 10 MHz - 10 GHz  
(DEO-nano = 100 MHz)

- Different organization  
of logic  
- LUTs + F/F

# CPLD "Unit Cell"





(usually 8)



Can implement any  
 4-input 4-output  
 Truth Table with  
 8 lines

# FPGA Architecture



"Logic Element"

L.E.

DEO-nano has ~ 30,000  
Organized into larger  
arrays

## Fancier FPGAs

Even DEO nano is big enough you can program in a whole computer. P.C. equivalent for DEO is called Nios II - they'll provide a software unit you can add to your program - use rest of LE's to implement "Glue Logic" on input + output. These software units are called "Intellectual Property". Also available for:

- USB interfacing
- Ethernet interfacing
- Disk drive

} search web

Often have to pay for I.P. (Nios II is free)

Larger "Hybrid" FPGAs have some of these things hardwired (faster + more efficient)  
e.g.: Four PC's + Four Ethernet + HDMI + USB + lots of LE's left over

# Programming

on-chip memory for each of the switches


CPLD

usually non-volatile "EEPROM"  
(Electrically-Erasable - replaced "UV-erasable")

Usually requires higher than standard voltage, so use "POD" to program - ~~POD~~ Computer → USB → POD → CPLD

FPGA

Chip processing is compatible with EEPROM in most cases. Uses volatile CMOS RAM.  
⇒ Need to reprogram after each power on.





# How to Program The FPGA

## Altera Software (\*Quartus-II)

Hides internal structure

Just tell it what you want The device to do!

Two ways:

### 1. Schematic Capture

Library of familiar digital ICs

AND, OR, NOT, XOR

J/K, D

Multiplexers, Data Latches  
(Data Sheets)

### 2. "Hardware Descriptor Languages" HDLs

a) Verilog - more like C { Functional (-efficiency)  
Descriptive

b) VHDL - more strongly typed  
modeled on ADA



More verbose - higher level ~~actions~~ Description

Europe - Define

8

# Caveat (Particularly for Schematic entry)


Fast logic  
Slow wires (may go through many switches)



## Quartus II

1) Accepts Schematic or HDL program

Hierarchical:



sub-modules described separately  
Can mix Schematic + HDL  
Top level usually schematic

2) Checks for errors

3) Can simulate (catch and diagnose timing errors)

4) "Compiles" into program for FPGA