

Ph 623
Tue Mar 24


- HW 7 due (email to Joelle)
- Oscillator prelab due tomorrow. Lab is due the following Wed.
- Midterm II a week from Thursday

Today:


- ① A Few more number systems
- ② Parallel Logic (Everything that can be described by a truth table)

Decimal₁₀ 12,462 5
Binary₂ 11000010101110 17
Octal₈
Hex₁₆
0-9, A, B, C, D, E, F


Gray Code (usually for mechanical/optical encoders)



Logic "Families"



"TTL"
transistor-transistor logic



"CMOS"
complementary metal-
oxide-semiconductor

nomenclature: 74LS157

NAND

$$X = \overline{A \cdot B}$$



| A | B | X |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

7400 Quad 2-input

7401 Quad 2-input, open collector outputs

7410 Triple 3-input

7420 Dual 4-input

7430 Single 8-input

NOR

$$X = \overline{A + B}$$



| A | B | X |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

7402 Quad 2-input

7427 Triple 3-input

7425 Dual 4-input


XNOR

$$X = \overline{A \oplus B}$$




| A | B | X |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

74266 Quad 2-input



Circuit Symbol




Truth Table

| A | B | S | X |
|---|---|---|---|
| 0 | X | 0 | 0 |
| 1 | X | 0 | 1 |
| X | 0 | 1 | 0 |
| X | 1 | 1 | 1 |

Description

2-input multiplexer

“Data Selector”



| A | B | C | D | S ₁ | S ₀ | X |
|---|---|---|---|----------------|----------------|---|
| 0 | X | X | X | 0 | 0 | 0 |
| 1 | X | X | X | 0 | 0 | 1 |
| X | 0 | X | X | 0 | 1 | 0 |
| X | 1 | X | X | 0 | 1 | 1 |
| X | X | 0 | X | 1 | 0 | 0 |
| X | X | 1 | X | 1 | 0 | 1 |
| X | X | X | 1 | 1 | 1 | 0 |
| X | X | X | 1 | 1 | 1 | 1 |

4-input multiplexer

1 1 1 1 Cy
 1 0 1 1 A
 + 0 1 1 1 B

 1 0 0 1 0

| Cin | A | B | X | Cout |
|-----|---|---|---|------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

General Scheme for any truth table:

n inputs (n=3)

m outputs (m=2)

need n inverters to make NOT of inputs

need 2^n n-input AND gates to identify each of the 2^n rows

need m OR gates to generate the outputs with at most 2^n inputs, one input for each '1' in the output column.

