

For Quartus II 13.1

1 Introduction

This tutorial presents an introduction to the Quartus[®] II CAD system. It gives a general overview of a typical CAD flow for designing circuits that are implemented by using FPGA devices, and shows how this flow is realized in the Quartus II software. The design process is illustrated by giving step-by-step instructions for using the Quartus II software to implement a very simple circuit in an Altera FPGA device.

Quartus II Introduction

Using Schematic Designs

The Quartus II system includes full support for all of the popular methods of entering a description of the desired circuit into a CAD system. This tutorial makes use of the schematic design entry method, in which the user draws a graphical diagram of the circuit. Two other versions of this tutorial are also available, which use the Verilog and VHDL hardware description languages, respectively.

The last step in the design process involves configuring the designed circuit in an actual FPGA device. To show how this is done, it is assumed that the user has access to the Altera DE-series Development and Education board connected to a computer that has Quartus II software installed. A reader who does not have access to the DE-series board will still find the tutorial useful to learn how the FPGA programming and configuration task is performed.

The screen captures in the tutorial were obtained using the Quartus II version 13.1; if other versions of the software are used, some of the images may be slightly different.

Contents:

- Typical CAD Flow
- Getting Started
- Starting a New Project
- Schematic Design Entry
- Compiling the Design
- Pin Assignment
- Simulating the Designed Circuit
- Programming and Configuring the FPGA Device
- Testing the Designed Circuit

2 Background

Computer Aided Design (CAD) software makes it easy to implement a desired logic circuit by using a programmable logic device, such as a field-programmable gate array (FPGA) chip. A typical FPGA CAD flow is illustrated in Figure 1.




Figure 1. Typical CAD flow.

The CAD flow involves the following steps:

- **Design Entry** the desired circuit is specified either by means of a schematic diagram, or by using a hardware description language, such as Verilog or VHDL
- **Synthesis** the entered design is synthesized into a circuit that consists of the logic elements (LEs) provided in the FPGA chip
- Functional Simulation the synthesized circuit is tested to verify its functional correctness; this simulation does not take into account any timing issues

- **Fitting** the CAD Fitter tool determines the placement of the LEs defined in the netlist into the LEs in an actual FPGA chip; it also chooses routing wires in the chip to make the required connections between specific LEs
- **Timing Analysis** propagation delays along the various paths in the fitted circuit are analyzed to provide an indication of the expected performance of the circuit
- Timing Simulation the fitted circuit is tested to verify both its functional correctness and timing
- **Programming and Configuration** the designed circuit is implemented in a physical FPGA chip by programming the configuration switches that configure the LEs and establish the required wiring connections

This tutorial introduces the basic features of the Quartus II software. It shows how the software can be used to design and implement a circuit specified by means of a schematic diagram. It makes use of the graphical user interface to invoke the Quartus II commands. Doing this tutorial, the reader will learn about:

- Creating a project
- Entering a schematic diagram
- Synthesizing a circuit from the schematic diagram
- Fitting a synthesized circuit into an Altera FPGA
- Assigning the circuit inputs and outputs to specific pins on the FPGA
- Simulating the designed circuit
- Programming and configuring the FPGA chip on Altera's DE-series board

3 Getting Started

Each logic circuit, or subcircuit, being designed with Quartus II software is called a *project*. The software works on one project at a time and keeps all information for that project in a single directory (folder) in the file system. To begin a new logic circuit design, the first step is to create a directory to hold its files. To hold the design files for this tutorial, we will use a directory *introtutorial*. The running example for this tutorial is a simple circuit for two-way light control.

Start the Quartus II software. You should see a display similar to the one in Figure 2. This display consists of several windows that provide access to all the features of Quartus II software, which the user selects with the computer mouse. Most of the commands provided by Quartus II software can be accessed by using a set of menus that are located below the title bar. For example, in Figure 2 clicking the left mouse button on the menu named File opens the menu shown in Figure 3. Clicking the left mouse button on the entry Exit exits from Quartus II software. In general, whenever the mouse is used to select something, the *left* button is used. Hence we will not normally specify which button to press. In the few cases when it is necessary to use the *right* mouse button, it will be specified explicitly.

😵 Quartus II 64-Bit							х
File Edit View Project Assignments Processing	Tools Winde	ow Help 💎				Search altera.com	
] ≥ 			🎽 🧇 😨	> 🖉 🖄 📋 🕺 🛠 🔶 💐) 👗 💿 🛡		
Project Navigator 🛛 🛱 🗙	合	Home					
A Compilation Hierarchy							
	Start	Designing					
		*_		Documentation			
× >		New Project Wizard		Training			=
→ Hierarchy Files J ^µ Design Units 4 Tasks ♀ ♂ ★				Support			
Flow: Compilation Customize Task				What's New			
▲ ▶ Compile Design ▶ ▶ Analysis & Synthesis		- - -		Notification Center			
 ▷ ▶ Fitter (Place & Route) ▷ ▶ Assembler (Generate programming files) 		Open Project					
TimeQuest Timing Analysis EDA Netlist Writer							
Program Device (Open Programmer)	Deee	nt Projects					
< <tr> X All O All Image: Contract of the second se</tr>	Rece						
# Image: Construction of the state of th		•					
Be							
System / Processing /							
E System Processing Messages Design Partitions Window							_
						0% 00:0	00:00

Figure 2. The main Quartus II display.

File	Edit View Project	Assignments	Proces
	New	Ctrl+N	
2	Open	Ctrl+O	
	Close	Ctrl+F4	
E	New Project Wizard		
1	Open Project	Ctrl+J	
	Save Project		
	Close Project		
	Save	Ctrl+S	
	Save As		
Ø.	Save All	Ctrl+Shi	ft+S
	File Properties		
	Create / Update		•
	Export		
	Convert Programming Files		
	Page Setup		
	Print Preview		
	Print	Ctrl+P	
	Recent Files		•
	Recent Projects		•
	Exit	Alt+F4	

Figure 3. An example of the File menu.

For some commands it is necessary to access two or more menus in sequence. We use the convention Menu1 > Menu2 > Item to indicate that to select the desired command the user should first click the left mouse button on Menu1, then within this menu click on Menu2, and then within Menu2 click on Item. For example, File > Exit uses the mouse to exit from the system. Many commands can be invoked by clicking on an icon displayed in one of the toolbars. To see the command associated with an icon, position the mouse over the icon and a tooltip will appear that displays the command name.

3.1 Quartus II Online Help

Quartus II software provides comprehensive online documentation that answers many of the questions that may arise when using the software. The documentation is accessed from the Help menu. To get some idea of the extent of documentation provided, it is worthwhile for the reader to browse through the Help menu.

The user can quickly search through the Help topics by selecting Help > Search, which opens a dialog box into which keywords can be entered. Another method, context-sensitive help, is provided for quickly finding documentation for specific topics. While using most applications, pressing the F1 function key on the keyboard opens a Help display that shows the commands available for the application.

4 Starting a New Project

To start working on a new design we first have to define a new *design project*. Quartus II software makes the designer's task easy by providing support in the form of a *wizard*. Create a new project as follows:

- 1. Select File > New Project Wizard and click Next to reach the window in Figure 4, which asks for the name and directory of the project.
- 2. Set the working directory to be *introtutorial*; of course, you can use some other directory name of your choice if you prefer. The project must have a name, which is usually the same as the top-level design entity that will be included in the project. Choose *light* as the name for both the project and the top-level entity, as shown in Figure 4. Press Next. Since we have not yet created the directory *introtutorial*, Quartus II software displays the pop-up box in Figure 5 asking if it should create the desired directory. Click Yes, which leads to the window in Figure 6.

🕼 New Project Wizard	×
Directory, Name, Top-Level Entity [page 1 of 5]	
What is the working directory for this project?	
D: \introtutorial What is the name of this project?	
light	
What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.	
What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design life.	
Use Existing Project Settings	
< Back Next > Finish Cancel H	elp

Figure 4. Creation of a new project.




Figure 5. Quartus II software can create a new directory for the project.

ile name:					Add
File Name	Type Library	Design Entry/Synthesis Tool	HDL Version		Add All
				R	emove
					Up
					Down
				Pr	operties

Figure 6. The wizard can include user-specified design files.

3. The wizard makes it easy to specify which existing files (if any) should be included in the project. Assuming that we do not have any existing files, click Next, which leads to the window in Figure 7.

Device family				Show in 'Availa	ble devices' list		
Family: Cyclone IV	E		•	Package:	Any	•	7
Devices: All			~	Pin count:	Any	•	Ā
				Speed grade:			2
Target device					[out		
Auto device sele	satural lass than Citizer			Name filter:			
-	ected by the Fitter	ices' list		☑ Show adva	inced devices		
Specific device s Other: n/a Available devices:	elected in 'Available dev						
Specific device s Other: n/a vailable devices: Name		LEs	User I/Os	Memory Bits	nced devices Embedded multiplier 9-bit elements 224	PLL	-
Specific device s Other: n/a wailable devices: Name PMCE 1107 2010L	selected in 'Available dev	LEs		Memory Bits	Embedded multiplier 9-bit elements		-
Specific devices Other: n/a vailable devices: Name PT-CE 115F 2310L EP4CE 115F 230C	Core Voltage	LEs	201	Memory Bits	Embedded multiplier 9-bit elements	4	-
Specific device s Other: n/a valable devices: Name Proce 11072010 EP4CE115F29C7 EP4CE115F29C8	Core Voltage	LEs 114480	201 529	Memory Bits 3901312 3981312	Embedded multiplier 9-bit elements	4	-
Specific device s Other: n/a Available devices:	Core Voltage	LEs 114480 114480	201 529 529	Memory Bits 3901512 3981312 3981312	Embedded multiplier 9-bit elements 532 552 532	ч 4 4	
Specific devices Other: n/a vailable devices: Name Price115F29C7 EP4CE115F29C8 EP4CE115F29C8	Core Voltage L.vv L.2V L.2V L.2V L.0V	LEs 114480 114480 114480	201 529 529 529	Memory Bits 3951312 3981312 3981312 3981312	Embedded multiplier 9-bit elements 532 532 532 532	4 4 4	-

Figure 7. Choose the device family and a specific device.

4. We have to specify the type of device in which the designed circuit will be implemented. Choose the Cyclone-series device family for your DE-series board. We can let Quartus II software select a specific device in the family, or we can choose the device explicitly. We will take the latter approach. From the list of available devices, choose the appropriate device name for your DE-series board. A list of devices names on DE-series boards can be found in Table 1. Press Next, which opens the window in Figure 8.

Board	Device Name
DE0	Cyclone III EP3C16F484C6
DE0-Nano	Cyclone IVE EP4CE22F17C6
DE1-SoC	Cyclone V SoC 5CSEMA5F31C6
DE2-115	Cyclone IVE EP4CE115F29C7

Table 1. DE-series FPGA device names

EDA tools:				
Tool Type	Tool Name	Format(s)		Run Tool Automatically
Design Entry/Synthesis	<none></none>	None>	Ŧ	Run this tool automatically to synthesize the current design
Simulation	<none></none>	None>	Ŧ	Run gate-level simulation automatically after compilation
Formal Verification	<none></none>	-		
Board-Level	Timing	<none></none>	•	
	Symbol	<none></none>	•	
	Signal Integrity	<none></none>	•	
	Boundary Scan	<none></none>	•	

Figure 8. Other EDA tools can be specified.

- 5. The user can specify any third-party tools that should be used. A commonly used term for CAD software for electronic circuits is *EDA tools*, where the acronym stands for Electronic Design Automation. This term is used in Quartus II messages that refer to third-party tools, which are the tools developed and marketed by companies other than Altera. Since we will rely solely on Quartus II tools, we will not choose any other tools. Press Next.
- 6. A summary of the chosen settings appears in the screen shown in Figure 9. Press Finish, which returns to the main Quartus II window, but with *light* specified as the new project, in the display title bar, as indicated in Figure 10.

💱 New Project Wizard		×
Summary [page 5 of 5]		
When you click Finish, the project will be created with the following settings:		
Project directory: Project name: Top-level design entity: Number of files added:	D:/introtutorial light light 0	
Number of user libraries added: Device assignments:	0	
Family name:	Cyclone IV E	
Device: EDA tools:	EP4CE115F29C7	
Design entry/synthesis: Simulation:	<none> (<none>) <none> (<none>)</none></none></none></none>	
Simulation: Timing analysis:	0	
Operating conditions:	1.2V	
VCCINT voltage: Junction temperature range:	1.2v 0-85 °C	
	< Back Next > Finish Cancel H	ielp

Figure 9. Summary of project settings.




Figure 10. The Quartus II display for a created project.

5 Design Entry Using the Graphic Editor

As a design example, we will use the two-way light controller circuit shown in Figure 11. The circuit can be used to control a single light from either of the two switches, x_1 and x_2 , where a closed switch corresponds to the logic value 1. The truth table for the circuit is also given in the figure. Note that this is just the Exclusive-OR function of the inputs x_1 and x_2 , but we will implement it using the gates shown.




Figure 11. The light controller circuit.

The Quartus II Graphic Editor can be used to specify a circuit in the form of a block diagram. Select File > New to get the window in Figure 12, choose Block Diagram/Schematic File, and click OK. This opens the Graphic Editor window. The first step is to specify a name for the file that will be created. Select File > Save As to open the pop-up box depicted in Figure 13. In the box labeled Save as type choose Block Diagram/Schematic File (*.bdf). In the box labeled File name type *light*, to match the name given in Figure 4, which was specified when the project was created. Put a checkmark in the box Add file to current project. Click Save, which puts the file into the directory *introtutorial* and leads to the Graphic Editor window displayed in Figure 14.




Figure 12. Choose to prepare a block diagram.

Save As				×
Save in:	\mu introtutorial	•	+ 🗈 💣 📰 -	
Recent Places Desktop Libraries Computer	Name db incremental_db		Date modified 10/22/2013 6:56 PM 10/22/2013 3:53 PM	Type File folder File folder
Network	 ✓ III File name: Ight bdi Save as type: Block Diagram/Schem ✓ Add file to current pr 		df) 🔽	Save Cancel

Figure 13. Name the file.




Figure 14. Graphic Editor window.

5.1 Importing Logic-Gate Symbols

The Graphic Editor provides a number of libraries which include circuit elements that can be imported into a schematic. Double-click on the blank space in the Graphic Editor window, or click on the \square icon in the toolbar that looks like an AND gate. A pop-up box in Figure 15 will appear. Expand the hierarchy in the Libraries box as shown in the figure. First expand *libraries*, then expand the library *primitives*, followed by expanding the library *logic* which comprises the logic gates. Select *and2*, which is a two-input AND gate, and click OK. Now, the AND gate symbol will appear in the Graphic Editor window. Using the mouse, move the symbol to a desirable location and click to place it there. Import the second AND gate by simply moving the mouse pointer to a new position and clicking to place another AND gate symbol there. A symbol in the Graphic Editor window can be moved by clicking the \square icon in the toolbar that looks like a mouse cursor, then clicking the symbol you want to move and dragging it to a new location with the mouse button pressed. Next, select *or2* from the library and import the OR gate into the diagram. Then, select *not* and import two instances of the NOT gate. Rotate the NOT gates into proper position by using the "Rotate left 90" icon \square . Arrange the gates as shown in Figure 16.




Figure 15. Choose a symbol from the library.




Figure 16. Import the gate symbols into the Graphic Editor window.

5.2 Importing Input and Output Symbols

Having entered the logic-gate symbols, it is now necessary to enter the symbols that represent the input and output ports of the circuit. Use the same procedure as for importing the gates, but choose the port symbols from the library *primitives/pin*. Import two instances of the input port and one instance of the output port, to obtain the image in Figure 17.




Figure 17. Import the input and output pins.

Assign names to the input and output symbols as follows. Make sure nothing is selected by clicking on an empty spot in the Graphic Editor window. Point to the top input symbol and double-click the mouse. The dialog box in Figure 18 will appear. Type the pin name, x_1 , and click OK. Similarly, assign the name x_2 to the other input and f to the output. Alternatively, it is possible to change the name of an element by double-clicking on the name and typing a new one directly.

Pin Properties		×
General Form	at	
To create multip (For example: "i	le pins, enter a name in AHDL bus notation name[30]"), or enter a comma-seperated list of names.	
Pin name(s):	1x	
Default value:	VCC	•
	OK Cancel H	elp

Figure 18. Naming of a pin.

5.3 Connecting Nodes with Wires

The symbols in the diagram have to be connected by drawing lines (wires). Click on the icon \square in the toolbar to activate the Orthogonal Node Tool. Position the mouse pointer over the right edge of the *x*1 input pin. Click and hold the mouse button and drag the mouse to the right until the drawn line reaches the pinstub on the top input of the AND gate. Release the mouse button when you see a box appear, which leaves the line connecting the two pinstubs. Next, draw a wire from the input pinstub of the leftmost NOT gate to touch the wire that was drawn above it. Note that a dot will appear indicating a connection between the two wires.

Use the same procedure to draw the remaining wires in the circuit. If a mistake is made, a wire can be selected by clicking on it, and removed by pressing the Delete key on the keyboard. Upon completing the diagram, click on the $\boxed{100}$ icon, to activate the Selection Tool. Now, changes in the appearance of the diagram can be made by selecting a particular symbol or wire and either moving it to a different location or deleting it. The final diagram is shown in Figure 19; save it.




Figure 19. The completed schematic diagram.

6 Compiling the Designed Circuit

The entered schematic diagram file, *light.bdf*, is processed by several Quartus II tools that analyze the file, synthesize the circuit, and generate an implementation of it for the target chip. These tools are controlled by the application program called the *Compiler*.

Run the Compiler by selecting Processing > Start Compilation, or by clicking on the toolbar icon \blacktriangleright that looks like a purple triangle. Your project must be saved before compiling. As the compilation moves through various stages, its progress is reported in a window on the left side of the Quartus II display. Successful (or unsuccessful) compilation is indicated in a pop-up box. Acknowledge it by clicking OK, which leads to the Quartus II display in Figure 20. In the message window, at the bottom of the figure, various messages are displayed. In case of errors, there will be appropriate messages given.

When the compilation is finished, a compilation report is produced. A tab showing this report is opened automatically, as seen in Figure 20. The tab can be closed in the normal way, and it can be opened at any time either by selecting Processing > Compilation Report or by clicking on the icon . The report includes a number of sections listed on the left side. Figure 20 displays the Compiler Flow Summary section, which indicates that only one logic element and three pins are needed to implement this tiny circuit on the selected FPGA chip.




Figure 20. Display after a successful compilation.

6.1 Errors

Quartus II software displays messages produced during compilation in the Messages window. If the block diagram design file is correct, one of the messages will state that the compilation was successful and that there are no errors.

If the Compiler does not report zero errors, then there is at least one mistake in the schematic entry. In this case a message corresponding to each error found will be displayed in the Messages window. Double-clicking on an error message will highlight the offending part of the circuit in the Graphic Editor window. Similarly, the Compiler may display some warning messages. Their details can be explored in the same way as in the case of error messages. The user can obtain more information about a specific error or warning message by selecting the message and pressing the F1 function key.

To see the effect of an error, open the file *light.bdf*. Remove the wire connecting the output of the top AND gate to the OR gate. To do this, click on the $\boxed{1}$ icon, click the mouse on the wire to be removed (to select it) and press Delete. Compile the erroneous design by clicking on the $\boxed{1}$ icon. A pop-up box will ask if the changes made to the *light.bdf* file should be saved; click Yes. After trying to compile the circuit, Quartus II software will display a pop-up box indicating that the compilation was not successful. Acknowledge it by clicking OK. The compilation report summary, given in Figure 21, now confirms the failed result. In the Table of Contents panel, expand the Analysis & Synthesis part of the report and then select Messages to have the messages displayed as shown in Figure 22. The Compilation Report can be dispayed as a separate window as in Figure 22 by right-clicking its tab and selecting Detach Window, and can be reattached by clicking Window > Attatch Window. Double-click on the first error

message, which states that one of the nodes is missing a source. Quartus II software responds by displaying the *light.bdf* schematic and highlighting the OR gate which is affected by the error, as shown in Figure 23. Correct the error and recompile the design.

💱 Quartus II 64-Bit - D:/introtutorial/light -	ight					X
File Edit View Project Assignments F	rocessing Tools Window Help 💎				Search altera.com	٠
🗋 📂 💭 🗸 💺 🛍 🛄	light 🔹 😿) 🔮 🏒 🧳 💝 🖉 🕨 🕨 🖉	🦻 🖄 🕲 👯 😤 🔶	🔖 🚣 💿 쿠	1	
Project Navigator 🛛 🕹 🛪	light.bdf	Compilation	n Report - light 🛛 🔀			
Entity	Table of Contents 4	Flow Summary				
Cyclone IV E: EP4CE115F29C7 Light Light	Image: Flow Summary Image: Flow Settings Image: Flow Non-Default Global Settings Image: Flow Elapsed Time Image: Flow OS Summary Image: Flow Log Image: Flow Log Image: Flow Messages Image: Flow Suppressed Messages Image: Flow Suppressed Messages	Flow Status Quartus II 64-Bit Version Revision Name Top-level Entity Name Family Device Timing Models Total logic elements Total combinational functions Dedicated logic registers Total registers Total registers Total pins Total wirtual pins Total wirtual pins Total menry bits Embedded Multiplier 9-bit elements	Flow Failed - Tue Oct 22 20: 13.1.0 Build 161 10/16/2013 light Light Cyclone IV E EP4CE 115F29C7 Final N/A until Partition Merge N/A until Partition Merge			E
Type ID Message Type ID Message A Running Quartus Command: quartus 11104 Parallel Compil 12021 Found 1 design 12127 Elaborating ent 275044 Port "IN1" of t 12153 Can't elaborate Quartus II 64-B	II 64-Bit Analysis & Synthes s_mapread_settings_files= ation has detected 12 hyper- units, including 1 entities, ity "light" for the top leve: ype 0R2 of instance "inst1" : top-level user hierarchy it Analysis & Synthesis was us Compilation was unsuccessful	sis onwrite_settings_fil. threaded processors. How in source file light.bu l hierarchy is missing source signal unsuccessful. 2 errors,	es=off light -c lig wever, the extra hy if 1		processors will	not 1
System // Processing (10)	m					Þ
System Processing (10)						
Messages Design Partitions Window					238, -6 9% 00:0	00:04

Figure 21. Compilation report for the failed design.




Figure 22. Error messages.




Figure 23. Identifying the location of the error.

7 Pin Assignment

During the compilation above, the Quartus II Compiler was free to choose any pins on the selected FPGA to serve as inputs and outputs. However, the DE-series board has hardwired connections between the FPGA pins and the other components on the board. We will use two toggle switches, labeled SW_0 and SW_1 , to provide the external inputs, x_1 and x_2 , to our example circuit. These switches are connected to the FPGA pins listed in Table 2. We will connect the output f to the green light-emitting diode labeled $LEDG_0$. Its FPGA pin assignment can also be found in Table 2. Note that on the DE0-Nano board the lights are called LED, and on the DE1-SoC board they are called LEDR.

Component	DE0	DE0-Nano	DE2-115	DE1-SoC
SW0	PIN_J6	PIN_M1	PIN_AB28	PIN_AB12
SW1	PIN_H5	PIN_T8	PIN_AC28	PIN_AC12
$LEDG_0, LED_0, \text{ or } LEDR_0$	PIN_J1	PIN_A15	PIN_E21	PIN_V16

Table 2. DE-Series Pin Assignments

e	Edit	View Tools Wi	ndow Help 🐬)				Searc	n altera.com	n
nev	N>> .	▼ 📝 Filter on node	e names: *					- Category	All	
	tatu	From	То	Assignment Name	Value	Enabled	Entity	Comment	Tag	
1		< <new>></new>	< <new>></new>	< <new>></new>						
				Saciry						
	7 T									

Figure 24. The Assignment Editor window.

Pin assignments are made by using the Assignment Editor. Select Assignments > Assignment Editor to reach the window in Figure 24 (shown here as a detached window). In the Category drop-down menu select All. Click on the <<new>> button located near the top left corner to make a new item appear in the table. Double click the box under the column labeled To so that the Node Finder button appears. Click on the button (not the drop down menu select Pins: all. Then click the List button to display the input and output pins to be assigned: *f*, *x*1, and *x*2. Click on *x*1 as the first pin to be assigned and click the > button; this will enter *x*1 in the Selected Nodes box. Click OK. *x*1 will now appear in the box under the column and typing in the node name.

Follow this by double-clicking on the box to the right of this new x_1 entry, in the column labeled Assignment Name. Now, the drop-down menu in Figure 26 appears. Scroll down and select Location (Accepts wildcards/groups). Instead of scrolling down the menu to find the desired item, you can just type the first letter of the item in the Assignment Name box. In this case the desired item happens to be the first item beginning with L. Finally, doubleclick the box in the column labeled Value. Type the pin assignment corresponding to SW_0 for your DE-series board, as listed in Table 2.

Use the same procedure to assign input x^2 and output f to the appropriate pins listed in Table 2. An example using a DE2-115 board is shown in Figure 27. To save the assignments made, choose File > Save. You can also simply close the Assignment Editor window, in which case a pop-up box will ask if you want to save the changes to assignments; click Yes. Recompile the circuit, so that it will be compiled with the correct pin assignments.

🕻 Node Fi	nder						×
Named:	*					•	List
Options Filter:	Pins: all					•	Customize
Look in:	light				 Include set 	ubentities	Hierarchy view
Nodes Fo	und: Name	Ass	ignments	¢]	Selected Nodes: Name		Assignments
light in in	f x1 x2	Unassig Unassig Unassig	ned	$\mathbf{v} \otimes \mathbf{v}$			
•		m	•	 4	٢	Ш	Cancel

Figure 25. The Node Finder displays the input and output names.

Assignment Name	Value	Enabled	Entity	Comment	Tag	
						-
Infer RAMs from Raw Logic ()	Accepts wildcards/	(groups)				
Input Delay from Dual-Purpos	e Clock Pin to Fan	-Out Destinations (Accepts wildcard	s/aroups)		
Input Delay from Pin to Input				-12		
Input Delay from Pin to Inter						
Iteration limit for constant Ve)			
Iteration limit for non-constar						
Keep synchronous clear/pres				nrimitives (Accents	wildcards/grou	uns)
Location (Accepts wildcards/				primaves (Accepts	mideal as/grou	500
Logic Cell Insertion	rodpaj					
Manual Logic Duplication (Acc						

Figure 26. The available assignment names for a DE-series board.

	Edit View Tools		5					Search altera.com	
. <ne< th=""><th>Status</th><th>From</th><th>То</th><th>Assignment Name</th><th>Value</th><th>Enabled</th><th>Entity</th><th>tegory: All Comment</th><th>Tag</th></ne<>	Status	From	То	Assignment Name	Value	Enabled	Entity	tegory: All Comment	Tag
1	V Ok		out f	Location	PIN_E21	Yes			
2	2 🛷 Ok		in_ x1	Location	PIN_AB28	Yes			
3	🖌 🛷 Ok		in x2	Location	PIN_AC28	Yes			
4		< <new>></new>	< <new>></new>	< <new>></new>					

Figure 27. The complete assignment.

The DE-series board has fixed pin assignments. Having finished one design, the user will want to use the same pin assignment for subsequent designs. Going through the procedure described above becomes tedious if there are many pins used in the design. A useful Quartus II feature allows the user to both export and import the pin assignments from a special file format, rather than creating them manually using the Assignment Editor. A simple file format that can be used for this purpose is the *Quartus II Settings File (QSF)* format. The format for the file for our simple project (on a DE2-115 board) is

set_location_assignment PIN_AB28 -to x1 set_location_assignment PIN_AC28 -to x2 set_location_assignment PIN_E21 -to f

By adding lines to the file, any number of pin assignments can be created. Such *qsf* files can be imported into any design project.

If you created a pin assignment for a particular project, you can export it for use in a different project. To see how this is done, open again the Assignment Editor to reach the window in Figure 27. Select Assignments > Export Assignment which leads to the window in Figure 28. Here, the file *light.qsf* is available for export. Click on OK. If you now look in the directory, you will see that the file *light.qsf* has been created.

Export Assignments
Assignments to export 5
D:/introtutorial/atom_netlists/light.qsf
Export assignments hierarchy path:
light
Export back-annotated routing
Save intermediate synthesis results
Save a node-level netlist of the entire design into a persistent source file
File name:
OK Cancel Help

Figure 28. Exporting the pin assignment.

You can import a pin assignment by choosing Assignments > Import Assignments. This opens the dialogue in Figure 29 to select the file to import. Type the name of the file, including the *qsf* extension and the full path to the directory that holds the file, in the File Name box and press OK. Of course, you can also browse to find the desired file.




Figure 29. Importing the pin assignment.

For convenience when using large designs, all relevant pin assignments for the DE-series board are given in individual files. For example, the DE2-115 pin assignments can be found in the *DE2-115.qsf* file, which is available from Altera's University Program website. This file uses the names found in the *DE2-115 User Manual*. If we wanted to make the pin assignments for our example circuit by importing this file, then we would have to use the same names in our Block Diagram/Schematic design file; namely, *SW[0]*, *SW[1]* and *LEDG[0]* for *x1*, *x2* and *f*, respectively. Since these signals are specified in the *DE2-115.qsf* file as elements of vectors *SW* and *LEDG*, we must refer to them in the same way in our design file. For example, in the *DE2-115.qsf* file the 18 toggle switches are called *SW[17]* to *SW[0]*. In a design file they can also be referred to as a vector *SW[17.0]*.

8 Simulating the Designed Circuit

Before implementing the designed circuit in the FPGA chip on the DE-series board, it is prudent to simulate it to ascertain its correctness. Quartus II's Simulation Waveform Editor tool can be used to simulate the behavior of a designed circuit. Before the circuit can be simulated, it is necessary to create the desired waveforms, called *test vectors*, to represent the input signals. It is also necessary to specify which outputs, as well as possible internal points in the circuit, the designer wishes to observe. The simulator applies the test vectors to a model of the implemented circuit and determines the expected response. We will use the Simulation Waveform Editor to draw the test vectors, as follows:

- In the main Quartus II window, select File > New > Verification/Debugging Files > University Program VWF to open the Simulation Waveform Editor.
- 2. The Simulation Waveform Editor window is depicted in Figure 30. Save the file under the name *light.vwf*; note that this changes the name in the displayed window. Set the desired simulation to run from 0 to 200 ns by selecting Edit > Set End Time and entering 200 ns in the dialog box that pops up. Selecting View > Fit in Window displays the entire simulation range of 0 to 200 ns in the window, as shown in Figure 31. You may wish to resize the window to its maximum size.

💱 Simulation Waveform Editor - D;	/introtutorial/light - light - [V	/aveform1.vwf]		_ 0 Σ	8
File Edit View Simulation Help	Ţ			Search altera.com	
[] 💽 🔍 🐹 안 치 프 🕮	H 🐘 XC XT X7 X8 🗞	ぷ 為 🔜 🐘			
Master Time Bar: 0 ps	Pointer:	Interval:	Start:	End:	
Name Value at 0 ps	0 ps 160.0 ns	320.0 ns 480.0	ns 640.0 ns	800.0 ns 960.0 ns	*
A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			и И		Ŧ
				0% 00:00:00	0

Figure 30. The Waveform Editor window.

💱 Simulation Waveform Editor - D:/i	ntrotutorial/light -	light - [lights.vwf]				
File Edit View Simulation Help	P				Search altera.	:om 🔇
💽 💐 🐹 욘 圥 💻 🗡)표	$\underset{000}{\texttt{INV}} \hspace{0.1cm} \big\backslash \overline{\underline{c}} \hspace{0.1cm} \big\backslash \underline{\overline{c}} \hspace{0.1cm} \big\backslash \underline{\overline{c}} \hspace{0.1cm} \big\rangle \big\langle \underline{\overline{c}} \hspace{0.1cm} \big\langle \underline{c} \hspace{0.1cm} \big\langle $	$\langle \mathbf{B} \mid \mathbb{R}^{\otimes}_{n} \mathbb{R}^{\otimes}_{n} \rangle$	■號			
Master Time Bar: 0 ps	Pointer:		Interval:	Start:	End:	
Name Value at	0 ps	40.0 ns	80.0 ns	120.0 ns	160.0 ns	200.0 ns 🔺
0 ps) ps J					
	I i i i I I I I I I I I I I I I I I I I					i • • •
					0%	00:00:00

Figure 31. The augmented Waveform Editor window.

3. Next, we want to include the input and output nodes of the circuit to be simulated. Click Edit > Insert > Insert Node or Bus to open the window in Figure 32. It is possible to type the name of a signal (pin) into the Name box, or use the Node Finder to search your project for the signals. Click on the button labeled Node Finder to open the window in Figure 33. The Node Finder utility has a filter used to indicate what type of nodes are to be found. Since we are interested in input and output pins, set the filter to Pins: all. Click the List button to find the input and output nodes as indicated on the left side of the figure.

😋 Insert Noo	le or Bus	×
Name:	[ОК
Type:		Cancel
Value type:	9-Level 🔹	
Radix:	Binary	Node Finder
Bus width:	1	
Start index:	0	
Display gr	ay code count as binary count	

Figure 32. The Insert Node or Bus dialogue.

🔇 Node	Finder				×
Named:	*	Filter: Pir	ns: all	•	ОК
Look in:	*			List	Cancel
Nodes Fo	ound:		Selected Node	s:	
Name	Туре		Name	Туре	
💾 f	Output		in_ x1	Input	
in_ x1	Input		in x2	Input	
in_ x2	Input		💾 f	Output	
		<<			
			L		

Figure 33. Selecting nodes to insert into the Waveform Editor.

Click on the x1 signal in the Nodes Found box in Figure 33, and then click the > sign to add it to the Selected Nodes box on the right side of the figure. Do the same for x2 and f. Click OK to close the Node Finder window, and then click OK in the window of Figure 32. This leaves a fully displayed Waveform Editor window, as shown in Figure 34. If you did not select the nodes in the same order as displayed in Figure 34, it is possible to rearrange them. To move a waveform up or down in the Waveform Editor window, click within the node's row (i.e. on its name, icon, or value) and drag it up or down in the Waveform Editor.

💡 Sim	ulation Wav	eform Editor - D	:/introtutorial/l	ight - light - [lights.v	wf]*			- 0 %
File E	Edit View	Simulation Help	p 🗊				Search altera.	com 🔇
R	1. 💥 🖞	r h <u>z</u> Xī >	H WY XC X	X2 XB 🛃 👯 👯 /	🛓 📾 晄			
Master	Time Bar: 0	ps	• • P	ointer: 3.41 ns	Interval: 3.41 ns	Start: 0 ps	End: 0 p	os
	Name	Value at 0 ps	0 ps 0 ps	40.0 ns	80.0 ns	120.0 ns	160.0 ns	200.0 ns 🛸
in_	×1	в 0						
in_	x2	в 0						
°	f	ВХ	*****	*****	*****	*******	*******	*****
•)		!!!	· · · · ·		!!!	· · ·
							0%	00:00:00

Figure 34. The nodes needed for simulation.

4. We will now specify the logic values to be used for the input signals x1 and x2 during simulation. The logic values at the output f will be generated automatically by the simulator. To make it easy to draw the desired waveforms, the Waveform Editor displays (by default) vertical guidelines and provides a drawing feature that snaps on these lines (which can otherwise be invoked by choosing Edit > Snap to Grid). Observe also a solid vertical line, which can be moved by pointing to its top and dragging it horizontally. This reference line is used in analyzing the timing of a circuit; move it to the *time* = 0 position. The waveforms can be drawn using

the Selection Tool, which is activated by selecting the icon 脉 in the toolbar.

To simulate the behavior of a large circuit, it is necessary to apply a sufficient number of input valuations and observe the expected values of the outputs. In a large circuit the number of possible input valuations may be huge, so in practice we choose a relatively small (but representative) sample of these input valuations. However, for our tiny circuit we can simulate all four input valuations given in Figure 11. We will use four 50-ns time intervals to apply the four test vectors.

We can generate the desired input waveforms as follows. Click on the waveform for the x1 node. Once a waveform is selected, the editing commands in the Waveform Editor can be used to draw the desired waveforms. Commands are available for setting a selected signal to 0, 1, unknown (X), high impedance (Z), weak low (L), weak high (H), a count value (C), an arbitrary value, a random value (R), inverting its existing value (INV), or defining a clock waveform. Each command can be activated by using the Edit > Value command, or via the toolbar for the Waveform Editor. The Value menu can also be opened by right-clicking on a selected waveform.

Set x1 to 0 in the time interval 0 to 100 ns, which is probably already set by default. Next, set x1 to 1 in the time interval 100 to 200 ns. Do this by pressing the mouse at the start of the interval and dragging it to its end, which highlights the selected interval, and choosing the logic value 1 in the toolbar. Make x2 = 1 from 50 to 100 ns and also from 150 to 200 ns, which corresponds to the truth table in Figure 11. This should produce the image in Figure 35. Observe that the output f is displayed as having an unknown value at this time, which is indicated by a hashed pattern; its value will be determined during simulation. Save the file.

💡 Sim	ulation Wav	eform Editor - D	:/introtutorial/li	ght - light - [lights	.vwf]*			
File I	Edit View	Simulation Hel	p 🛡				Search altera	a.com 🔇
	1 💥 🌜	ነ <u>ት </u> ጂ 🗶 /፲	₩ ₩ \C \&	X7 XB 🗞 🗞	🊈 📾 晄			
Master	Time Bar: 0	ps	Po	ointer: 0 ps	Interval: 0 ps	Start: 50.0 m	s End: 1	.00.0 ns
	Name	Value at 0 ps	0 ps 0 ps	40.0 ns	80.0 ns	120.0 ns	160.0 ns	200.0 ns 🔦
in_	x1	В 0						
in_	x2	в о						
out	f	ΒХ	*****	*******	*****	*********	*******	*****
					· · · · ·			
							0%	00:00:00

Figure 35. Setting of test values.

8.1 Performing the Simulation

A designed circuit can be simulated in two ways. The simplest way is to assume that logic elements and interconnection wires in the FPGA are perfect, thus causing no delay in propagation of signals through the circuit. This is called *functional simulation*. A more complex alternative is to take all propagation delays into account, which leads to *timing simulation*. Typically, functional simulation is used to verify the functional correctness of a circuit as it is being designed.

8.1.1 Functional Simulation

Before running a functional simulation it is necessary to run Analysis and Synthesis on your design by selecting the icon in the main Quartus II window. Note that Analysis and Synthesis gets run as a part of the main compilation flow. If you compiled your design in Section 6, then it is not necessary to run Analysis and Synthesis again.

To perform the functional simulation, select Simulation > Run Functional Simulation or select the \bigcirc icon. A pop-up window will show the progress of the simulation then automatically close when it is complete. At the end of the simulation, a second Waveform Editor window will open the results of the simulation as illustrated in Figure 36. Observe that the output *f* is as specified in the truth table of Figure 11.

ile	Edit View	Simulation He	p 🛡				Search alter	a.com
	2 💥 🕹	5 시 프 (도)	(H INY XC X	2 X2 XB № № № Z	は (11) 時に			
Master	Time Bar: 0	ps		Pointer: 32.44 ns	Interval: 32.44 ns	Start:	End:	
	Name	Value at 0 ps	0 ps 0 ps	40.0 ns	80.0 ns	120.0 ns	160.0 ns	200.0 ns
in_	x1	в 0						
in	x2	в 0						
out	f	B 0						
					III			- F =

Figure 36. The result of functional simulation.

8.1.2 Timing Simulation

Having ascertained that the designed circuit is functionally correct, we should now perform the timing simulation to see how it will behave when it is actually implemented in the chosen FPGA device. Before running a timing

simulation, it is necessary to compile your design by selecting the 💌 icon in the main Quartus II window. Unlike functional simulations, timing simulations require the full compilation of your design, not just Analysis and Synthesis.

To perform the timing simulation, select Simulation > Run Timing Simulation or select the \mathbf{k}^2 icon. The simulation should produce the waveforms in Figure 37. Observe that there is a delay of about 5 ns in producing a change in the signal *f* from the time when the input signals, x_1 and x_2 , change their values. This delay is due to the propagation delays in the logic element and the wires in the FPGA device.




Figure 37. The result of timing simulation.

9 Programming and Configuring the FPGA Device

The FPGA device must be programmed and configured to implement the designed circuit. The required configuration file is generated by the Quartus II Compiler's Assembler module. Altera's DE-series board allows the configuration to be done in two different ways, known as JTAG and AS modes. The configuration data is transferred from the host computer (which runs the Quartus II software) to the board by means of a cable that connects a USB port on the host computer to the leftmost USB connector on the board. To use this connection, it is necessary to have the USB-Blaster driver installed. If this driver is not already installed, consult the tutorial *Getting Started with Altera's DE-Series Boards* for information about installing the driver. Before using the board, make sure that the USB cable is properly connected and turn on the power supply switch on the board.

In the JTAG mode, the configuration data is loaded directly into the FPGA device. The acronym JTAG stands for Joint Test Action Group. This group defined a simple way for testing digital circuits and loading data into them, which became an IEEE standard. If the FPGA is configured in this manner, it will retain its configuration as long as the power remains turned on. The configuration information is lost when the power is turned off. The second possibility is to use the Active Serial (AS) mode. In this case, a configuration device that includes some flash memory is used to store the configuration data. Quartus II software places the configuration data into the configuration device on the DE-series board. Then, this data is loaded into the FPGA upon power-up or reconfiguration. Thus, the FPGA need not be configured by the Quartus II software if the power is turned off and on. The choice between the two modes is made by the RUN/PROG switch on the DE-series board. The RUN position selects the JTAG mode, while the PROG position selects the AS mode. This tutorial discusses only the JTAG programming mode.

9.1 JTAG Programming for the DE0, DE0-Nano and DE2-115 Boards

For the DE0, DE0-Nano and DE2-115 Boards, the programming and configuration task is performed as follows. If using the DE1-SoC board, then the instructions in the following section should be followed. To program the FPGA

chip, the RUN/PROG switch on the board must be in the RUN position. Select Tools > Programmer to reach the window in Figure 38. Here it is necessary to specify the programming hardware and the mode that should be used. If not already chosen by default, select JTAG in the Mode box. Also, if the USB-Blaster is not chosen by default, press the Hardware Setup... button and select the USB-Blaster in the window that pops up, as shown in Figure 39.

-	ntrotutorial/light - light -		łfj					• x	
ile Edit View Pr	ocessing Tools Window	i Help 🖓				Search altera.com			
🔔 Hardware Setup	USB-Blaster [USB-0]	Mode	e: JTAG	•	Progress:				
Enable real-time ISF	o to allow background progra	amming (for MAX II and	d MAX V devices)						
Start 🛛	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	
Stop	output_files/light.sof	EP4CE115F29	00562EF6	00562EF6	\checkmark				
Auto Detect									
X Delete									
🆖 Add File									
Change File	•								
Save File									
Add Device									
1 ¹ ¹ ¹ Up									
J [™] Down									
1 m Down									
	EP4CE115								
	TDO								
	•								

Figure 38. The Programmer window.

Observe that the configuration file *light.sof* is listed in the window in Figure 38. If the file is not already listed, then click Add File and select it. This is a binary file produced by the Compiler's Assembler module, which contains the data needed to configure the FPGA device. The extension *.sof* stands for SRAM Object File. Click on the Program/Configure check box, as shown in Figure 40.

ardware Settings JTAG Se	ttings		
elect a programming hardware ardware setup applies only to			s. This programming
	· -	window.	
urrently selected hardware:	USB-Blaster [USB-0]		
Available hardware items			
Hardware	Server	Port	Add Hardware
USB-Blaster	Local	USB-0	Remove Hardware
			Remove Hardware

Figure 39. The Hardware Setup window.

👋 Programmer - D:/ii	ntrotutorial/light - light -	[output_files/light.cdf]	*					
File Edit View Pr	rocessing Tools Window	Help 🐬				Sea	rch altera.co	ym 🔇
🔔 Hardware Setup	USB-Blaster [USB-0]	Mode:	JTAG	•	Progress:			
Enable real-time IS	P to allow background progra	amming (for MAX II and M	MAX V devices)					
Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine
Stop	output_files/light.sof	EP4CE115F29	00562EF6	00562EF6	Y.			
Auto Detect								
X Delete								
Add File								
Mange File	•		m					4
Save File								
Add Device								
(¶ [™] ⊔p								_
Down								E
		'						
	EP4CE115	H29						
	•							+

Figure 40. The updated Programmer window.

Now, press Start in the window in Figure 40. An LED on the board will light up corresponding to the programming

operation. If you see an error reported by Quartus II software indicating that programming failed, then check to ensure that the board is properly powered on.

9.2 JTAG Programming for the DE1-SoC Board

For the DE1-SoC board, the following steps should be used for programming. Select Tools > Programmer to reach the window in Figure 41. Here it is necessary to specify the programming hardware and the mode that should be used. If not already chosen by default, select JTAG in the Mode box. Also, if *DE-SoC* is not chosen by default as the programming hardware, then press the Hardware Setup... button and select the *DE-SoC* in the window that pops up, as shown in Figure 42.

Edit View Process	ing Tools Windo	ow Help 🐬				Sear	rch altera.co	m
	E-SoC [USB-1] llow background prog	Mode	: JTAG MAX V devices)	•	Progress:			
Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine
Ju Stop	t.sof	5CSEMA5F31	00AF6BA3	00AF6BA3	V			
Auto Detect								
💥 Delete								
Add File								
Change File								
Save File								
Add Device								
1 ¹¹ Up								
J [™] Down								
	5CSEMA TDO	A5F31						
 ←								

Figure 41. The Programmer window.

In the Programmer window click the Auto Detect button. Then, in the pop-up window shown in Figure 43 select the FPGA device on the DE1-SoC board, which is named *5CSEMA5*. The pop-up warning shown in Figure 44 will appear; click Yes in this window.

lardware Settings	JTAG Settings			
elect a programming ardware setup appli				s. This programming
Currently selected ha				-
-Available hardware		aware		
Hardware		Server	Port	Add Hardware
DE-SoC		Local	USB-1	
15				Remove Hardware

Figure 42. The Hardware Setup window.

Select Device	×
Found devices with shared JTAG ID fo	or device 1. Please select your device.
SCSEBA5	
SCSEMA5	
SCSTFD5D5	
SCSXFC5C6	
SCSXFC5D6	
	ОК

Figure 43. Selecting FPGA device on the DE1-SoC board.




Figure 44. Changing the Programmer's device list.

Right-click under the File column in the Programmer window, as illustrated in Figure 45 and select Change File. In the dialog window that opens select the file named *light.sof* and then click Open to close this dialog. The *light.sof* file is a binary file produced by the Quartus II Assembler module, which contains the data needed to configure the FPGA device. The extension *.sof* stands for SRAM Object File.

Click on the Program/Configure check box, as shown in Figure 46.

Start	Fi	File Device		Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	
Stop	<none></none>					<none></none>				
Stop	<none></none>	×	Delete		Del	<none></none>				
Auto Detect			Select A	1	Ctrl+A					
🔀 Delete		2	Add File							
Add File		1	Change							
			Save File	e B						

Figure 45. Selecting the programming file.

Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine
Stop	light.sof	5CSEMA5F31	00AF6BA3	00AF6BA3	V			
uuw Stop	<none></none>	SOCVHPS	00000000	<none></none>				
Auto Detect								
🔀 Delete								
Add File								

Figure 46. The updated Programmer window.

Now, press Start in the Programmer. An LED on the DE1-SoC board will light up while the FPGA device is being programmed. If you see an error reported by Quartus II software indicating that programming failed, then check to ensure that the board is properly powered on.

10 Testing the Designed Circuit

Having downloaded the configuration data into the FPGA device, you can now test the implemented circuit. Try all four valuations of the input variables x_1 and x_2 , by setting the corresponding states of the switches SW_1 and SW_0 . Verify that the circuit implements the truth table in Figure 11.

If you want to make changes in the designed circuit, first close the Programmer window. Then make the desired changes in the Block Diagram/Schematic file, compile the circuit, and program the board as explained above.

Copyright ©2014 Altera Corporation.