# Introduction to Programmable Logic Devices

©2015 Kael HANSON

## 1 Arbitrary Logic Tables

Here we briefly review two strategies used in programmable logic devices to realize arbitrary truth tables in digital hardware: the sum-of-products which uses explicit ANDs and ORs, and the lookup table (LUT) method used in most modern FPGAs and CPLDs.

### 1.1 Sum of Products, &c.

Classic programmable logic devices, PALs, GALs, and older CPLDs, implemented logic functions using combinations of ANDs and ORs. An arbitrary function of N boolean variables may be expressed as the sum (OR) of product *minterms* or the product (AND) of sum *maxterms*, defined below.

- **Minterm** The *minterms* associated with N boolean variables,  $\{a_i\}$  are the product terms of all possible combinations of  $\{a_i\}$  and  $\{\bar{a}_i\}$ . There are  $2^N$  distinct terms. Perhaps an easier way to think of this is to construct the full boolean truth table and associate a minterm with each row of the table, such that the product term evaluates to true.
- **Maxterm** The maxterms associated with N boolean variables,  $\{a_i\}$  are the sum terms of all possible combinations of  $\{a_i\}$  and  $\{\bar{a}_i\}$ . There are also  $2^N$  possible combinations. Whereas the minterms rows evaluate to true, the maxterm rows evaluate to false.

For example, the minterms and maxterms of 3 logic signals A, B, and C are shown in Table 1. The truth table output P expresses whether the binary number formed by the inputs is prime (true) or not (false). One can easily deduce that the minterms are formed by placement of the variable or its complement depending on whether the corresponding entry in the table is true or false, respectively.

To find the boolean function P(A, B, C), pick out the rows where P = 1 and sum the corresponding minterms, forming the sum-of-products, or SOP:

$$P_1 = \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C + ABC \tag{1}$$

or, equivalently, pick the rows where P = 0 and multiply the corresponding maxterns, to form the product-of-sums,

A	В	C	Minterm	Maxterm	Р
0	0	0	$\bar{A} \cdot \bar{B} \cdot \bar{C}$	A + B + C	0
0	0	1	$\bar{A}\cdot\bar{B}\cdot C$	$A + B + \bar{C}$	0
0	1	0	$\bar{A} \cdot B \cdot \bar{C}$	$A + \bar{B} + C$	1
0	1	1	$\bar{A}\cdot B\cdot C$	$A + \bar{B} + \bar{C}$	1
1	0	0	$A \cdot \bar{B} \cdot \bar{C}$	$\bar{A} + B + C$	0
1	0	1	$A \cdot \bar{B} \cdot C$	$\bar{A} + B + \bar{C}$	1
1	1	0	$A\cdot B\cdot \bar{C}$	$\bar{A} + \bar{B} + C$	0
1	1	1	$A \cdot B \cdot C$	$\bar{A} + \bar{B} + \bar{C}$	1

Table 1: Minterms and maxterms of 3 logic variables A, B, and C in a prime number truth table.

or POS:

$$P_2 = (A + B + C)(A + B + \bar{C})(\bar{A} + B + C)(\bar{A} + \bar{B} + C).$$
(2)

It is easy to show that  $\bar{P}_1 = P_2$  using DeMorgan's identity. The above expression for  $P_1$  can be simplified using the rules of Boolean algebra to obtain  $P_1 = AC + \bar{A}B$  which is easier to extract directly from the truth table.

### 1.2 Look-Up Table Implementation

Another means of realizing the prime computer of Table 1 would be to treat the 3 inputs as an address into an 8-element look-up table and then storing either true or false in this memory table, as appropriate. This is the strategy taken by FPGAs and more modern CPLDs. It is trivial to determine the LUT elements given a truth table or boolean logic expression. For example, the CR muon pre-trigger discussed previously took 3 inputs:

$$T = S_1 S_2 \bar{S}_3 \tag{3}$$

This could be expressed in an 8-element LUT ( $8 = 2^3$  where 3 is the number of inputs) with all elements zero except for the element at address 6 (110 in binary) if  $S_1$  was the MSB of the address.



Figure 1: Typical PAL internal structure. The small shaded dots interconnecting the rows and columns are (re-)programmable switches and allow arbitrary product minterms to be presented to the summing OR gate at right.

## 2 Programmable Logic Types

### 2.1 CPLDs

*Programmable array logic devices* (PALs) implement the sum-of-products using a structure shown in Figure 1. External and feedback inputs are overlaid on an array of AND gates. Fuse links connect these inputs into the AND gates and can be programmed open or closed. Arbitrary product sums are then formed using the multiple input OR gates. The PAL may contain a number of registers on the outputs as well to implement sequential logic.

*Complex Programmable Logic Devices*, or CPLDs, evolved the registered sum-of-product structures of PAL devices to include more flexiblity, called it a *macrocell*, and then packed many macrocells connected by an intricate network of interconnects into a single IC. CPLDs replaced the fuses with switches whose state is held in nonvolatile flash RAM: once programmed the switch states persist across power down and reset conditions which is a nice convenience. The flash memory can be reprogrammed thousands of times.

CPLDs are typically distinguished from the related logic device to be taken up shortly, the *field-programmable gate array*, in their non-volatility, relatively low cost, clock speeds, logic density, and power consumption. A popular CPLD, the MAX V series from Altera was introduced in 2010 on a 180 nm process, costs between \$1 and \$30, contains the equivalent of between 32 and 1700 macrocells, and has maximum clocking speeds of 300 MHz.

Newer (post-2010) CPLDs have moved away from the sumof-product logic implementation and adopt the lookup table used in FPGAs, along with other features historically found only on FPGAs: PLLs, memory, &c. They retain the nonvolatile flash memory, lower power, and clock speeds of the classic CPLD.

## 2.2 FPGAs

The FPGA, short for field-programmable gate array, has become a popular solution for digital designers in the past two decades due to its flexibility and power. Totally reprogrammable, it is possible to purchase generic PCBs with hard-wired on-board peripherals but in addition, expansion headers that connect to off-board user-custom hardware, and develop complex systems with minimal hardware development. The programmable logic can then be configured with firmware<sup>1</sup> images which define the behavior of the digital system.

FPGAs, unlike CPLDs, are based on configurations defining the logic to be implemented held in static RAM (SRAM) rather than flash. This means that the devices must be reconfigured each time they are powered on or reset due to the volatile nature of SRAM. Despite this inconvenience, the much higher densities and speeds which can be achived with FPGAs relative to CPLDs has given them a market edge.

### 2.2.1 Logic Cells

The fundamental element of the FPGA is the *logic element*, or LE (Altera); *configurable logic block*, or CLB (Xilinx); or *programmable logic block*, or PLB (Lattice Semiconductor). They all function similarly, though differ in the details. A schematic of the LEs found in Altera's Cyclone IV series of FPGAs is shown in Figure 2.2.1.

Signals from the global interconnect matrix arrive from the left and exit at right. Signals at top and bottom are local (more on this later). The Cyclone IV LE's each contain a single 4-input (*i.e.*16-element) LUT and a D register. The LUT may be configured either as a single 16-element LUT or a special arithmetic mode where the LUT is split

<sup>&</sup>lt;sup>1</sup>Note, firmware is also often used when discussing the software image running on an embedded microcontroller. I normally refer to microprocessor and microcontroller instruction bitstreams as software to disambiguate the various image files in cases where a soft IP microprocessor core runs on an FPGA and needs its own executable image or images.



Figure 2: Logic element (LE) found in Altera's Cyclone IV series of FPGA.

into 2 8-element LUTs where in addition to the normal output which is derived from the LUT upper half there is a fast carry output derived from the lower half. This is useful for implementing adders and counters. It should be noted that the carries propagate along low propagation delay paths which increases the maximum speed of adders and counters. The shaded muxes allow configuration-time selection of signal paths (*i.e.* these muxes cannot be changed dynamically by logic). The D register have a dedicated clock enable (CE) input. Clock enables are an important technique employed in FPGA designs to control clock skew. More on this later (see section 5.1).

The LEs are arranged, in Cyclone IV devices in groups of 16, in LABs or *logic array blocks* which contain, in addition to the LEs, local interconnect lines which offer low skew connections to LEs within the same LAB. The LABs are then packed in array fashion onto the die. The layout of the smallest member of the Cyclone IV family - the EP4CE6E22 with only 6k LEs is shown in Figure 3.

#### 2.2.2 Other Resources

In addition to LEs, the FPGA fabric contains other special functions of general use:

• Random access memory (RAM) blocks. On Altera devices these are arranged in 9kbit blocks called M9K

blocks. Xilinx calls these BlockRAM and each block contains 36kbit on the newest generation "7 series" FP-GAs. In both cases the RAMs may be arranged in varying word lengths. In addition to the dedicated RAM blocks, the LUTs may also be configured for distributed RAM in cases where small blocks or extra flexibility is needed.

- Hardware multipliers;
- Hard processor cores dedicated resources which implement high-performance ARM microprocessors are offered by Altera (SoC variants of the Cyclone, Arria, and Stratix families) and Xilinx (Zynq);
- Dedicated DDR physical interfaces;
- Hardware multipliers (DSP slices);
- Digital clock management tiles (fractional-N PLLs with precision delay taps);
- Gigabit transceivers for high-speed serial interfaces;
- PCIe hard endpoints.

#### 2.2.3 Clock Networks

Clocks are handled differently from normal logic in FPGA designs: they are routed along low-skew networks, interconnect freeways, while normal logic must travel the surface streets.



Figure 3: Structure of Altera EP4CE6E22 6k LE Cyclone IV FPGA. Each small rectangular tile in the matrix is a logic array block (LAB) which itself contains 16 logic elements (LEs) and local interconnects (zoom at right). The greyed-out tiles are unused. The two light blue strips are M9K memory blocks and the light red stripe contains the DSP multiplier blocks. Two PLLs are located in opposite corners of the die. Around the periphery are located the various I/O banks. Each I/O bank is capable of supporting several signaling standards, however, as I/Os within each bank share the power rail, designers are constrained to common signaling within a bank.

There are only a few entry points to these preferred routes where normal logic can access the clock networks. Because logic signals can accumulate a considerable delay in travelling these routes, it is strongly discouraged in firmware designs to connect the output of LUTs or registers to clock inputs. The standard work around for instances where gated clocks or clock dividers would normally be used is to use clock enables. These are described further in Section 5.1

## 3 Firmware Design Tutorial

Firmware development using a hardware description language (HDL) offers many advantages over schematic entry, however it presents a steep learning curve. We will plunge in, tutorial fashion: after giving some high-level guidance, the reader is presented with familiar examples of logic gates and shown how they are modeled in the two common HDLs in the hope that firmware design patterns will be recognized and generalized. Then the important subject of simulation testbenches will be used to demonstrate good design practice (test early, test often) and explore additional features of HDLs.

### 3.1 Three Levels of Abstraction

There are three levels on which a firmware designer can, and ought to, regard the firmware design. Starting with the most concrete there is the *technology level*: at this level the design exists mapped onto the various logic elements and other resources on the PLD. It is probably impossible to comprehend an entire design of even middling complexity at this level, nevertheless it is often necessary for reasons of optimization to examine critical path elements at this low level. Also, in order to understand the reports generated by the logic synthesis tools, resource utilization for example, some familiarity with the technology level is useful.

At the next level, detaching itself slightly from the reality of the underlying logic cells, the design exists on the RTL, *register transfer level*, or sometimes called gate level. A designer entering the firmware design in schematic capture mode inputs directly at this level. It is considerably easier to navigate a design here: hierarchical structure exists or can exist at this level so generic (*i.e.*, counters) and user-defined composed logic blocks are used to improve design readability. The design, while not a literal representation of the low-level structure, is a functionally equivalent view and, moreover, is able to be realized on the PLD, unlike some constructions found at the higher level. This may seem an odd comment to make: what's the point of designing firmware that cannot be implemented in hardware? The answer should become clearer after discussing the highest level of design abstraction.

This level is called the *behavioral modeling level* and is described using one or more textual-based HDLs as opposed to graphical-based schematic capture. The designer specifies how the logic signals are to behave and how they are linked togethers but does not explicitly use gates to do so. Statements to the effect of "make a group of signals C which are the binary sum of signals A and B" or "at the rising edge of the clock signal set the state of a state machine to some specified state if the value of an input signal is high, otherwise remain in the current state" are how the design is expressed in behavioral modeling. To be quite honest, designers are free to model at the gate or even technology level: as will soon be shown, a basic modeling concept present in all HDLs is the module which allows encapsulation of firmware sub-circuits in boxes with input and output ports. It is entirely possible<sup>2</sup> to define boolean gates or D or JK flip-flops as firmware modules or even use vendor-supplied modules that implement the primitive logic cells and connect these together in the firmware source text.

In my experience, design expression at the behavioral level in an HDL is the most efficient method of design entry and I see the design globally as a collection of the firmware modules. However, within a given firmware module I always seem to have a running guess at least of how the synthesizer will render the RTL.

Coming back briefly to the comment about behavioral modeling statements that are not synthesizable (*i.e.*, unable to be realized in hardware), one may well guess that there are applications of behavioral modeling beyond firmware implementation. HDLs are also used for documenting and simulating digital circuits. Only a subset of the languages are used to implement firmware and this is a particularly steeplysloped section of the learning curve for HDLs. It is not always clear which constructs will synthesize; worse, it is not consistent across different toolchains. An intuitive understanding of the RTL representation of the behavioral model helps: if a statement would take a great number of logic gates to implement, be on guard that it may not synthesize. Having said that, most synthesizers will infer arbitrarily long adders from a single line of HDL code which adds two signals. Now that many FPGAs have dedicated hardware multipliers, inference of DSP multiplier blocks is often supported by synthesis tools. *Recommendation:* invest time reading the documentation of each tool to see what it will do.

### 3.2 VHDL and Verilog

VHDL (Very High Speed Integrated Circuit HDL) and Verilog are the two most popular HDLs in use currently. These

<sup>&</sup>lt;sup>2</sup>and occassionally necessary for design optimization

languages have evolved over time, again read the tool documentation to see what standard is supported. Despite an admitted personal bias toward VHDL, there is not a right choice nor a wrong one - each have strengths and weaknesses: VHDL supports some high-level constructs which Verilog does not but Verilog syntax is much more succint. Verilog syntax is close to C and thus more intuitive to a wider group of people while VHDL has an Ada-like syntax which takes some getting used to. SystemVerilog with its Verilog syntax and support for more abstraction is now supported by major toolchains and so may be the right choice for future-looking designers. To give a flavor for both VHDL and Verilog, the basic introductory portions of this tutorial on HDLs will include and compare both languages. However, the later sections will present only VHDL.

#### **Entities and Modules** 3.3

VHDL and Verilog designs are entered into text files with extension .vhd or .vhdl for VHDL, .v for Verilog files. By convention one file holds one design unit. The basic design unit is the **entity** (VHDL) or **module** (Verilog). All firmware designs start with the top module whose I/O ports then correspond to the physical I/O pins of the IC. Modules are then hierarchically arranged to arbitrary depth.

This tutorial starts with a familiar circuit element, the 2input NAND gate of Figure 4.



Figure 4: The 2-input NAND modeled in HDLs.

#### 3.3.1 Verilog NAND

The following 3-line Verilog module implements the NAND gate. The syntax should be pretty obvious to those familiar with C-like languages: a module definition looks like a C function definition with the input and output signals taking the place of function arguments. Inside the module, the only action taken is the assignment of the result of the NAND operation to the output port q.

1 module my\_nand(input a, input b, output q); 2 assign  $q = \sim (a \& b);$ 3 endmodule

#### 3.3.2 VHDL NAND

The equivalent code in VHDL is some four times length-10 ier and requires a bit more explanation. The first two 11

lines inform the synthesizer that the IEEE code library called std\_logic\_1164 must be loaded to gain access to the **std\_logic** type. VHDL contains many built-in types however the type most used for logic synthesis, **std\_logic**, is contained in an add-on (but omnipresent) library. VHDL makes a distinction between module interface and implementation and so requires the designer to declare the input and output ports in the **entity** declaration between lines 4 and 6, while putting the implementation in an **architecture** block, here between lines 8 and 11.

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
 4 entity my_nand is
      port (a, b : in std_logic; q : out std_logic);
6 end entity my_nand;
7
8 architecture behavioral of my_nand is
9 begin
      q \ll a nand b;
10
11 end architecture behavioral;
```

### 3.4 Modeling Sequential Logic

While similar concepts exist in both languages for concurrent (combinational) and sequential logic, Verilog and VHDL differ substantially on how they handle stateful and stateless signals. Before tackling this more difficult topic, let's first cover each language's syntax to deal with sequential events: Verilog's always blocks and VHDL's process statements which are of similar nature. Again, we take a known example from the real digital world: a JK flip-flop, Figure 5.



Figure 5: JK flip-flop and truth table.

#### 3.4.1 Verilog JK Register

```
1 module jkff(
     input wire clk,
     input wire rst,
     input wire
                i.
     input wire k,
     output reg q
      ):
     always @(posedge clk, rst) begin
          if (rst == 1) begin
              q <= 1'b0;
          end
```

2

3

4

5 6

7

8

9

12	else	e begin
13		case ({j,k})
14		2'b00 : ;
15		2'b01 : q <= 1'b0;
16		2'b10 : q <= 1'b1;
17		$2'b11 : q \le -q;$
18		default : ;
19		endcase
20	end	
21	end	
22	endmodule	

The module's input and output ports are enumerated in lines 2-6. It is more conventional to write port lists in this manner, one port per line, as opposed to several per line unless the list fits on a single line. Note that the output port has the **reg** type because it is a stateful signal. We still have not seen explicit **wire** declarations, however, the inputs are implicitly wires possibly connecting to registers elsewhere. An alternative to declaring **q** a **reg** in the port list would have been to declare a register within the module and then connect an output wire to it but the style presented in the listing saves one line of typing. Inputs are always wires. The **always** keyword introduces a procedural block of statements which are evaluated sequentially, in order.

The block is triggered when one or more of the signals inside the (), called the *sensitivity list* change state. The **posedge** keyword on clk restricts the trigger to only the rising edge of clk. Inside the procedural block an **if-else** statement determines which signal triggered the block: the asynchronous reset or the clock edge. In case the asynch reset and clock edge both trigger simultaneously, the asynch reset wins. If the async reset triggers, the q output is set to logical '0': the notation 1'b0 is the Verilog way to express a 0 bit, and 1'b1 expresses a 1 bit.

If the clock edge triggers then the **else** branch is selected and the output is determined by the state of j and k. By enclosing j and k in curly braces, they get smashed together to form a 2-element bit vector which can succinctly be compared against the **case** statement cases which echo the JK's truth table (Fig. 5).

#### 3.4.2 VHDL JK Register

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 3 use ieee.numeric_std.all;
 4
5 entity jkff is
 6
      port (
 7
           clk : in
                     std_logic;
 8
           rst : in
                     std_logic;
                     std_logic;
               : in
9
           i
10
           k
               : in
                     std_logic;
11
           q
               : out std_logic);
12 end entity jkff;
13
14 architecture behavioral of jkff is
       signal q_int : std_logic;
15
```

```
16 begin
        q \ll q_i, j \in q_i
17
        process (clk, rst)
18
19
        begin
             if rst = '1' then
20
                  q_int <= '0';
21
             elsif rising_edge(clk) then
22
23
                  case std_logic_vector'(j & k)is
                       when "00" \implies null;
24
25
                      when "01" \Rightarrow q_int <= '0';
                       when "10" \Rightarrow q_int <= '1';
26
                      when "11" \Rightarrow q_int \leq not q_int;
27
28
                      when others \Rightarrow null;
20
                  end case;
30
             end if:
        end process;
31
32 end architecture behavioral;
```

The **library** and **use** clauses are identical to the first VHDL listing (these two lines begin practically *every* VHDL source file). Like Verilog, it is more usual to write out port lists one port per line. Because VHDL enforces write-only access for **out** ports, the port read on line 25 would cause an error on synthesis if we'd tried to read from it - so an internal signal is used and the output simply connected to it. VHDL offers the **buffer** type of port, however that also has some limitations on what can be connected to it so this simple work-around is IMO preferred in the majority of cases.

VHDL **process** statements also include a sensitivity list but will trigger on every signal change, therefore the edge direction of clk is tested on line 20. You may be tempted to model a dual edge triggered register to react at double speed. This will work in simulation. Currently, however, such dual edge flip flops do not exist in FPGAs. Don't worry, there are other ways to achieve the same effect.

The same trick is used here to write a compact **case** statement to handle the JK's truth table: signals j and k are concatenated using the & operator on line 21. The resulting bit string must be type cast to **std\_logic\_vector** type: VHDL is a strongly typed language and requires that any type ambiguities be resolved explicitly.

### **3.5** Simulation Constructs

The preceeding listings were models of real gates, so by design synthesizable. We now explore models that will *not* synthesize to real gates but are rather for the sole purpose of simulating models. We will construct so-called simulation testbenches to test the functional behavior of the previous listings. This is also show how to instantiate modules, that is how to build circuit structure by inclusion of sub-modules into containing modules. Again, both Verilog and VHDL testbench drivers will be demonstrated.

### 3.5.1 Verilog Testbench

Testbenches are special examples of modules with no inputs and outputs - they exist only in their own isolated simulation universes. The first line of the testbench is a directive telling the simulator what is the fundamental time step in the simulation. This will become important to understand time in the # delay statements on lines 25 to 34. Otherwise the file is a normal Verilog file with the caveat that it will not produce hardware files of course.

Module local nets and registers are declared in lines 5–6. The **parameter** is a constant giving the clock period. It is defined here to define clock half period delays, described in the very next paragraph, in one place so that, if the clock period changes, it can be changed in just one place.

Clocks are simulated using continuously retriggered **always** blocks, seen in lines 9–13. At the beginning of the block the clk is set to '0'. Line 11 contains a delay statement, only useful in simulation, where the number after the # specifies how many time units, specified by the 'timescale directive, should elapse before the statement is executed. It waits one half clock period, sets the clock high, then waits another half clock period on line 12 before repeating the endless loop.

```
1 'timescale 1ns / 1ps
 2
3 module jkff_tb( );
       parameter CLKPER = 10;
4
 5
       reg clk, j, k, rst;
6
       wire q;
 7
8
       // Clock generator
9
       always begin
10
            clk = 1'b0;
            \#(CLKPER/2) \ clk = 1'b1;
11
            #(CLKPER/2);
12
       end
13
14
15
        // Stimulus generator
16
       initial begin
            \{j, k\} = 2'b00;
17
            rst
                   = 1'b1;
18
19
            #10 k
                      = 1'b1;
            #30 \text{ rst} = 1'b0;
20
\mathbf{21}
            #50 j
                      = 1'b1;
22
            #412 \text{ rst} = 1'b1;
            #32 \text{ rst} = 1'b0;
23
24
       end
25
26
       // DUT
       jkff jk_inst(.clk(clk), .rst(rst),
27
28
            .j(j), .k(k), .q(q));
29 endmodule
```

The initial block, lines 16-24, is similar to the always block 44 end architecture simulation; but is executed only once. It is used here to define stimuli for the device under test (DUT). It is used in synthesizable code to set initial conditions for registers, memories, &c.

The JK flip-flop DUT is placed in lines 27–28. The ports are mapped using the syntax .port\_name(net), where port name is the name of the port in the module definition, and *net* is the name of the wire or register in the current module to connect to that port.

### 3.5.2 VHDL Testbench

Similar to Verilog testbenchs, VHDL testbenches are entities with no ports. VHDL entity local signals are declared in the lines between the **architecture** keyword and the **begin**, here lines 8–21. The **component** declaration, lines 14–21, is needed to declare to VHDL that there exists an entity or module somewhere with those I/O ports. Note that the module could be written in Verilog.

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 4 entity jkff_tb is
 5 end entity jkff_tb;
 6
 7 architecture simulation of jkff_tb is
       signal clk : std_logic;
9
       signal rst : std_logic;
10
       signal j, k : std_logic;
11
       signal q
                 : std_logic;
12
       constant CLKPER : time := 10 ns;
13
14
       component jkff is
15
           port (
16
               clk : in
                         std_logic;
17
               rst:in
                         std_logic;
18
                   : in
                         std_logic;
               i
19
                   : in
               k
                         std_logic;
20
                   : out std_logic);
               q
21
       end component jkff;
22 begin
23
24
        – clock generator
25
       clkgen: process
26
       begin
           clk <= '0';
27
           wait for CLKPER/2;
28
29
           clk <= '1';
30
           wait for CLKPER/2;
31
      end process clkgen;
32
33
       stimuli: process
34
       begin
          35
36
37
           wait:
38
39
      end process;
40
41
       jk_inst: jkff port map(clk=>clk, rst=>rst,
42
           j \Rightarrow j, k \Rightarrow k, q \Rightarrow q);
43
```

Lines 25–31 mirror the Verilog clock generation using VHDL wait statements. The stimuli are generated in another process which terminates in a **wait** halting the process, functionally equivalent to the Verilog **initial** block. Note that in VHDL, signal assignments happen asynchronously (they act like non-blocking assignments in Verilog) so that, while **rst** goes high at 15 ns and then back low at 55 ns, the rising edge of j happens at 60 ns, and k at 80 ns. This is in contrast to the cumulative delays of Verilog delay statements. Not surprisingly, VHDL **wait** statements and delayed assignments are not synthesizable.

## 4 More on VHDL

At this point we conclude the tutorial and backup to describe the VHDL language syntax only in enough detail to understand the following sections. It's a vast language, and readers interested in a full specification of the language are referred to the bibliography, in particular the book by Ashenden.

N.B.: VHDL is not case sensitive. Verilog is.

### 4.1 Data Types

VHDL is a strongly typed language and provides many types, each one serving a specific purpose. Data types specify the nature of **signals** and **variables** (sec. 4.3).

#### 4.1.1 Scalar Types

**Booleans** With the prior duality between digial logic and boolean algebra, one might imagine the fundamental logic type to be a boolean. A boolean type does exist, with possible values **false** and **true**, however since logic signals tend to come in groups of many bits, and character strings are less bulky typograpically than boolean arrays, booleans are not the dominant type. Nonetheless, they are common and quite useful.

Example signal declaration (with initial value):

signal triggered : boolean := false;

**Bits and Standard Logic** Bit types take on (character) values '0' and '1' and are easier to gang into bit vectors. However, the **std\_logic** type is normally used in preference to **bit** types because logic synthesis tools need to model logic states other than **LO** and **HI**: other possible states are tristated (high impedance), and weak pullups or pulldowns, to name a few. To encompass models with these states, the IEEE has developed a standard package (std\_logic\_1164) which defines the **std\_logic** type. Valid **std\_logic** values are: '0' logic **LO**; '1' logic **HI**; 'Z' tri-stated; 'U' uninitialized; 'X'

unknown, *i.e.* driven to different levels by multiple sources; 'L' weak pull-down; 'H' weak pull-up; '-' don't care.

**std\_logic** objects can be used where **bit** types are used.

Example signal declarations (with initial values):

signal clk : bit := '0'; signal sda : std\_logic := 'H';

Note that setting **std\_logic** objects to anything other than '0' or '1' in code meant for hardware synthesis is likely to result in the synthesizer silently (!!) ignoring the assignment.

**Integer** Signed, whole numbers are modeled by the **integer** type. Because logic resources are often at a premium, it is common, and encouraged to restrict integers to the range needed using range constraints:

signal count : integer range 0 to 255;

The above declaration would result in allocation of only 8 flip flops instead of potentially 32. Standard VHDL defines a **natural** integer subtype which only includes positive integers and zero.

#### 4.1.2 Array Types

Standard Logic The type std\_logic\_vector is an array of std\_logic elements used ubiquitously to describe multibit logic arrays. It is common practice to order bit arrays with MSB on the left and LSB on the right, the way numbers are normally written. For example, a signal group to hold the 32-bit sum of two addends could be declared like this:

```
signal sum32 : std_logic_vector(31 downto 0);
```

**std\_logic\_vector** literals are bit strings delineated by double quote marks. By default the bit strings are binary base-2 but can be written as hexadecimal base-16 by prepending an x before the bit string:

sum32 <= X"4000C8B3";

which is equivalent to

sum32 <= X"010000000000000110010010110011";

Individual elements can be accessed read or write:

if sum8(11) = '1' then — true end if;

as can entire slices

if sum32(15 downto 12) = "1100" then — also true end if; Signed and Unsigned The signed and unsigned types are used for modeling numeric computations. They are bit strings, not integers, however the packages which define them, numeric\_std and numeric\_bit, define a number of operators which allow bitwise and arithmetic operations between signed, unsigned, and integer types.

```
if u2 < 10 then

— not true

end if;
```

#### 4.1.3 User-Defined Types

**Enumerations** Enumerated data types specify a type which can taken on a small number of discrete values. Finite state machine states are the textbook example of uses for enumerated types. The type definition defines a type which is later attached to a data object:

type state\_t is (idle, edge, waiting); signal s : state\_t := idle;

### 4.2 Operators

#### 4.2.1 Logical Operators

Taking bit or bit vector arguments of equal length and returning bit or bit vector, the following logical operators compute the named logic operation: **not**, **and**, **nand**, **or**, **nor**, **xor**, and **xnor**. Examples:

#### 4.2.2 Arithmetic Operators

Addition and subtraction via the '+' and '-' operators works on **integer** and **signed** and **unsigned** types and generally is synthesizable. It is possible with a bit of extra typing to add and subtract **std\_logic\_vector** types (Sec. 4.4). Multiplication ('\*' operator) of integer and bit types often infers the correct hardware strutures, with the special case of power-oftwo multiplication always being OK as it is equivalent to a shift operation. Division ('/'), modulus (**mod**), and remainder (**mod**) will synthesize to division and modulus logic in the Quartus synthesizer:

```
signal w : unsigned(15 downto 0) := x"3f0a";
signal x : unsigned(15 downto 0) := x"0049";
signal y : unsigned(15 downto 0);
signal z : unsigned(31 downto 0);
y <= w / x;
z <= w * x;</pre>
```

should work but will consume a fair number of logic resources.

#### 4.2.3 Shift Operators

Two directions (left, right) and three varieties (rotations, logical, arithmetic) of shift operation work on bit vectors. Here is the list:

- **rol** Rotate bits left N places, bits which fall off the left hand side return to fill the rightmost bit;
- **ror** Rotate bits right N places, new bits fill leftmost bit from bits exiting on right;
- **sll** Logical shift left. Bits shift N places to the left filling right bits with zeros;
- srl Logical shift right. Bits shift N places to the right filling left bits with zeros;
- **sla** Arithmetic shift left. Bits shift N places to the left. The rightmost bit holds its state and is propagated to the neighboring bits in the shift;
- **sra** Arithmetic shift right. Bits shift N places to the right. The leftmost bit holds its state and is propagated to the neighboring bits in the shift.

#### 4.2.4 Comparison Operators

The comparison operations are equality: =; inequality: /=; less than: <; less than or equal: <=; greater than: >; greater than or equal: >=. All return boolean.

#### 4.2.5 Concatenation Operator

The & operator concatenates two bit vectors:

```
signal c1 : std_logic_vector(5 downto 0) := "101110";
signal c2 : std_logic_vector(2 downto 0) := "010";
signal c3 : std_logic_vector(8 downto 0);
c3 <= c1 & c2; --- result = "101110010"</pre>
```

### 4.3 Signals and Variables

Now to address the difficult subject of VHDL signals and <sup>3</sup> variables. Unlike Verilog, VHDL makes no distinction between stateless connections and stateful signals: all physical <sup>6</sup> signals are modeled as **signal** objects. Signals are declared in <sup>7</sup> the lines before the **begin** line of **architecture** blocks. Input and output ports of entities are signals. Signals are assigned values, either literal values or the results of operations using the signal assignment operator,  $\langle =$  (yes, it looks like less than or equal), or by attachment to ports in module instantiations. They can be assigned within **process** statements but this is where it gets weird: signal assignments in processes don't occur immediately but rather when the protess reaches the suspend state<sup>3</sup> Sometimes this gets in the way, so another data object, the VHDL **variable**, must be used.

Variables are declared and exist only within a specific process. If the value of the variable needs to be communicated outside the process, it must be assigned to a signal. Variables can take on any type a signal can. Variables do update immediately. The variable assignment operator is :=. The use of variables is illustrated in Section ??.

### 4.4 Standard Logic Arithmetic

Frequently, it is necessary to perform arithmetic operations on **std\_logic\_vector** types. It's a bit bulky, however, casting to either **signed** or **unsigned** types is the right way to do this. Don't forget to cast back to **std\_logic\_vector**:

1 signal x, y : std\_logic\_vector(9 downto 0); 2 signal z : std\_logic\_vector(19 downto 0); 3 z <= std\_logic\_vector(signed(x)\*signed(y));</pre>

## 5 VHDL Design Patterns

### 5.1 Clock Enable

Often a divided clock or gated clock is needed. Clock signals are routed differently than other logic, along special low-skew lines, because of their critical role in synchronous circuits and timing is hard to control when mixing clocks and logic and is thus not recommended. Looking back to Figure 2.2.1, the register features an enable input: the edge trigger only functions when the CE input is high. By controlling the state of the enable, functionality equivalent to clock gating or division can be achieved. A VHDL module to generate clock enables is presented in the code listing below.

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 4 entity clkenable is
       generic (MODULUS : integer);
 5
 6
       port ( clk : in std_logic;
              ce : out std_logic);
 8 end clkenable;
 a
10 architecture behavioral of clkenable is
11 begin
       clken: process (clk)
12
           variable count : integer range
13
14
                   0 to MODULUS-1 := 0;
15
       begin
           if rising_edge(clk) then
16
               ce <= '0':
17
               if count = MODULUS-1 then
18
19
                    count := 0;
                    ce <= '1';
21
                else
22
                    count := count + 1;
23
               end if:
           end if;
24
        end process;
26 end behavioral;
```

### 5.2 Example: CR Muon Trigger

Here is presented the firmware solution to the problem of triggering on a muon decay in flight. The testdeck:

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 3 use ieee.numeric_std.all;
 4
 5 entity crmu_tb is
6 end crmu_tb;
 7
8
  architecture Behavioral of crmu_tb is
9
      constant CLOCK PERIOD : time := 10 ns;
                      : std_logic := '0';
10
       signal clk
                       : std_logic_vector(2 downto 0);
11
       signal pmt
12
       signal daq_trig : std_logic;
13
      component muon_decay_trigger is
14
          port (
                       : in std_logic;
15
              clk
16
                       : in std_logic_vector(2 downto 0);
              s
17
                       : out std_logic);
               trig
18
      end component muon_decay_trigger;
19 begin
20
      clkgen: process (clk)
      begin
          clk \ll not clk after CLOCK_PERIOD/2;
23
      end process clkgen;
24
25
       physics: process
      begin
          pmt(0) <= '0', '1' after 500 ns,
          28
29
          pmt(2) <= '0', '1' after 8000 ns,
31
                     '0' after 8200 ns;
32
33
          wait:
      end process physics;
34
```

<sup>&</sup>lt;sup>3</sup>A side-effect of the process model: processes execute sequentially but the time steps should be regarded as arbitrarily small.

```
And the trigger code
```

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 3
4 use ieee.numeric_std.all;
 \mathbf{5}
 6 entity muon_decay_trigger is
\overline{7}
       port (
 8
            clk
                 : in std_logic;
9
                  : in std_logic_vector (2 downto 0);
            s
            trig : out std_logic);
10
11 end muon_decay_trigger;
12
13 architecture behavioral of muon_decay_trigger is
14
       type mu_state_t is (
15
            idle, wait500, wait15k,
16
17
            triggered);
18
       signal state : mu_state_t := idle;
19
       signal t, u : std_logic;
20
21 begin
       t \le s(0) and s(1) and not s(2);
22
       u \le s(1) or s(2);
23
       trig \leq '1' when state = triggered else '0';
24
25
26
       states: process (clk)
            variable count : integer range 0 to 1499;
27
28
       begin
29
            if rising_edge(clk) then
30
                 case state is
31
                     when idle =>
                          if t = '1' then
32
                               state <= wait500;</pre>
33
34
                               count := 49:
35
                          end if:
36
                     when wait500 =>
                          if count \neq 0 then
37
                               count := count - 1;
38
39
                          else
40
                               state <= wait15k;</pre>
41
                               count := 1499;
42
                          end if:
43
                     when wait15k =>
                          if u = \ensuremath{\,^{\prime}} 1 \ensuremath{\,^{\prime}} then
44
45
                               state <= triggered;</pre>
46
                          elsif count /= 0 then
47
                               count := count - 1;
48
                          else
49
                               state <= idle;</pre>
                          end if:
50
51
                     when triggered =>
52
                          state <= idle;</pre>
53
                end case;
54
            end if:
55
       end process states;
56
57 end behavioral;
```

### 5.3 Fixed-Point Math

There may arise the need to perform mathematical operations on real physical quantities in firmware. The DE0 Nano board, for example, contains an accelerometer which reads out 10-bit signed numbers with a range of  $\pm 2g$ . The mapping from digital count value, A to real acceleration value, a is

$$a = \left(\frac{A}{256}\right)g\tag{4}$$

This is known as *fixed point* representation of reals. How can you use this acceleration measurement to compute derived physical quantities such as the velocity and the position? First, let's consider velocity. I suppose that you know how to do this in theory:

$$v = v_0 + a\Delta t \tag{5}$$

The accelerometer reads a value every 0.02 s: how can we calculate the velocity change? This is tantamount to asking how to represent the  $\Delta t$  quantity? We expect the range of possible  $\Delta t$ s to be small, actually fixed at 0.02 s because the FPGA should never skip a beat. So really there is only an implict multiplication going on here; combining equations 4 and 5:

$$v = v_0 + (0.766 \,\mathrm{mm/s}) \cdot A$$
 (6)

Likewise to compute the position of the DE0 board,

$$x = x_0 + v\Delta t = x_0 + (0.02\,\mathrm{s}) \cdot v \tag{7}$$

again substituting the fixed interval,  $\Delta t = 0.02 \,\mathrm{s}$ .

The procedure for computing the realtime velocity and position of the DE0 is then the following:

- Initialize the position and velocity to zero;
- Readout the acceleration, A;
- Update the velocity:  $v_n \leftarrow v_{n-1} + A$ ;
- Update the position:  $x_n \leftarrow x_{n-1} + v_{n-1}$

In VHDL, this looks like the following. Assuming the following declarations in the declarative part of the architecture,

```
signal ax : std_logic_vector(9 downto 0);
signal vx : signed(15 downto 0);
signal x : signed(15 downto 0);
```

The statements to update the position are:

```
update: process (clk)
begin
    if rising_edge(clk) and accel_ok = '1' then
        vx <= vx + signed(ax);
        x <= x + vx;
    end if;
end process update;</pre>
```

So far, it has not even been necessary to do any multiplications! The units attached to the velocities and positions are 0.766 mm/s for velocity and  $15.32 \,\mu\text{m}$ . To convert to more useful units, millimeters, it is necessary to divide by 65.274(or, equivalently, multiply by 0.01532). This is pretty close to a power of two so you might consider your requirements on accuracy: if the application can tolerate a 2% error, the simplest approximation is to divide by 64, or equivalently, shifting the bits to the right six steps:

x\_in\_near\_mm <= x(15 downto 6);</pre>

If higher accuracy is needed, the least expensive method is to use a rational approximation of the scaling factor where the denominator is a power of two, again we can profit from the ability to shift right instead of dividing<sup>4</sup>. Luck is on our side: 0.01532 is very close to the rational number  $^{251}/_{16384}$ . We can get an accuracy of %0.001 (way better than the acceleration measurement, by the way, so be on guard to not overestimate your accuracy!) by multiplying by 251 and then right shifting 14 bits. If we want to use the Cyclone IV's  $9 \times 9$  bit multiplier hardware, the most efficient VHDL transformation is:

where **tmp** is an 18-bit signed **variable** defined to capture the result of the  $9 \times 9$  multiplication:

variable tmp : signed (17 downto 0);

Looking at the synthesis reports I see that the synthesizer has even gotten around using the multipliers! How? Multiplying x by 251 is equivalent to multiplying x by 256 (*i.e.* left shifting by 8) and then subtracting x times 4 and finally again subtracting x. Keep that trick in your pocket in case you are using PLDs without hardware multipliers.

#### 5.4 Pseudorandom Numbers

#### (see Horowitz and Hill section 9.33 pg 655)

Apparently random sequences of bits can be generated using a FSM configuration known as the *linear feedback shift register* (LFSR). It is simply a shift register whose input bit is determined by taking XORs of various bit positions further into the register, these are often called *taps*. For example a 4-bit LFSR could be constructed like this:

$$Q_3 \leftarrow Q_0 \oplus Q_1 \tag{8}$$

This would then produce the bit sequence

```
0110, 1011, 0101, 1010, 1101, 1110, 1111, 0111
0011, 0001, 1000, 0100, 0010, 1001, 1100, 0110
```

which then repeats. Hardly a random sequence, but if you make it long enough it looks random. In general it is possible using an n bit register to produce an sequence of repetition length  $2^n - 1$ . Note that the sequence all zeros must be excluded to prevent the sequence from getting stuck in that state.

Getting the taps right is not trivial unless you are familiar with advanced algebra. Fortunately several magic taps have been tabulated<sup>5</sup>. Horowitz and Hill gives several suggestions for various LFSR lengths.

Producing random integers from the random bits is not difficult. Returning to the random bits above by taking every 4th clock cycle (to avoid explicit bit correlations), a repeating sequence of integers ranging from 1 to 15 can be produced:

 $6, 13, 3, 2, 11, 14, 1, 9, 5, 15, 8, 12, 10, 7, 4, 6, \dots$ 

Often, random numbers in the real interval (0, 1) are needed. In the spirit of fixed-point numbers, discussed above, the random integer sequences can be interpreted as having implicit scale factors. For example, the sequence above could be interpreted as representing the numbers

0.3750, 0.8125, 0.1875, 0.1250, 0.6875, 0.8750, 0.0625, 0.5625, 0.3125, 0.9375, 0.5000, 0.7500, 0.6250, 0.4375, 0.2500, 0.3750...

### 5.5 ROMs

Read Only Memories are useful constructions to hold constants and implement functions. Let's start just by introducing the syntax for forcing VHDL to synthesize a ROM using distributed storage elements (*i.e.* LEs). The ROM is just an array of **std\_logic\_vector** types (array of bit arrays). The VHDL syntax requires a 2-step definition; first, define the array element type, then define the array type and finally declare a concrete **constant** object of this array type (lines 12–14 in the listing below):

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
3
  entity romexa is
 5
       port (
                : in std_logic;
           clk
                : in std_logic;
           ce
8
           data : out std_logic_vector (7 downto 0));
9 end romexa;
10
11 architecture behavioral of romexa is
      subtype word_t is std_logic_vector(7 downto 0);
12
      type rom_t is array(0 to 31) of word_t;
13
14
      constant mem : rom_t := (
```

<sup>&</sup>lt;sup>4</sup>As a general rule, avoid expensive divisions whenever possible.

<sup>&</sup>lt;sup>5</sup>Of course, this is a security issue - don't use these popular numbers for crypto applications othewise your ciphers will be easily cracked!

15	("10000000"), ("01000000"),	34	
16	("00100000"), ("00010000"),	35	
17	("00001000"), ("00000100"),	36	
18	("00000010"), ("00000001"),	37	
19	("00000010"), ("00000100"),	38	
20	( <sup>"</sup> 00001000"), ( <sup>"</sup> 00010000"),	39	
21	( <sup>"</sup> 00100000"), ( <sup>"</sup> 01000000"),	40	
22	( <sup>"</sup> 00100000"), ( <sup>"</sup> 00010000"),	41	
23	(̈́"00001000″)́, (̈́"00000100″)́,	42	
24	("00000010"), ("00000100"),	43	sig
25	( <sup>"</sup> 00001000"), ( <sup>"</sup> 00010000"),	44	sig
26	( <sup>"</sup> 00100000"), ( <sup>"</sup> 00010000"),	45	sig
27	( <sup>"</sup> 00000100"), ( <sup>"</sup> 00001000"),	46 be	gin
28	( <sup>"</sup> 00010000"), ( <sup>"</sup> 00011000"),	47	_x <
29	(̈́"00100100″)́, (̈̀"01000010″)́,	48	y <
30	(̈́"10000001")́, (̀"00000000")́);	49	z <
31 beg	in	50	n1 ·
32	process (clk)	51	n2 •
33	variable addr : integer range 0 to 31 := 0;	52 end	d arc
34	begin		
35	if rising_edge(clk) and ce = '1' then		
36	$data \ll mem(addr);$		
37	$addr := (addr + 1) \mod 32;$		
38	end if;		
39	end process;		
40			
41 end	behavioral ;		

ROMs can be filled with more complicated patterns. An example of this is used in the gaussian entity of the LED Snow project. The method is to define a VHDL function which generates (at compile time, so you *can* use **real** variables) the ROM contents programmatically.

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
 4 use ieee.math_real.all;
5
6 entity gaussian is
 7
       port (
                  : in std_logic_vector(8 downto 0);
8
           u, v
9
           n1, n2 : out std_logic_vector(17 downto 0)
10
       ):
11 end entity gaussian;
12
13 architecture rom of gaussian is
       subtype word_t is signed(8 downto 0);
14
       type mem_t is array(0 to 511) of word_t;
15
16
17
       function init_logrom return mem_t is
18
           variable r, u : real;
19
                    variable tmp : mem_t := (others =>
                             (others \Rightarrow '0'));
20
\mathbf{21}
           begin
           for i in 0 to 511 loop
22
               u := (real(i)+0.5) / 512.0;
23
               r := sqrt(-2.0*log(u));
24
25
               tmp(i) := to_signed(integer(r*64.0), 9);
\mathbf{26}
           end loop;
27
           return tmp;
28
           end init_logrom;
29
30
           function init_sinerom return mem_t is
31
           variable r, v : real;
32
                    variable tmp : mem_t := (others \Rightarrow
                             (others \implies '0'));
33
```

```
begin
 for i in 0 to 511 loop
     v := (real(i)+0.5) / 512.0;
     r := sin(2.0*MATH_PI*v);
     tmp(i) := to_signed(integer(r*128.0), 9);
 end loop;
 return tmp;
 end init_sinerom;
nal sine
            : mem_t := init_sinerom;
            : mem_t := init_logrom;
nal In
nal x, y, z : word_t;
(= ln(to_integer(unsigned(u)));
ine(to_integer(unsigned(v)));
ine((to_integer(unsigned(v))+128) mod 512);
<= std_logic_vector(x*z);
<= std_logic_vector(x*y);
chitecture rom;
```